blob: 486426a4318f655c1bfc2ebded778f35010f4488 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
/* Verify that overloaded built-ins for vec_sl produce the right results. */
/* This test covers the shift left tests with the -fwrapv option. */
/* { dg-do compile } */
/* { dg-require-effective-target powerpc_p8vector_ok } */
/* { dg-options "-mpower8-vector -O2 -fwrapv" } */
#include <altivec.h>
vector signed long long
testsl_signed_longlong (vector signed long long x, vector unsigned long long y)
{
return vec_sl (x, y);
}
vector unsigned long long
testsl_unsigned_longlong (vector unsigned long long x, vector unsigned long long y)
{
return vec_sl (x, y);
}
/* { dg-final { scan-assembler-times "vsld" 2 } } */
|
