1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
|
;; builtin definitions for DEC VAX.
;; Copyright (C) 2007-2022 Free Software Foundation, Inc.
;;
;; This file is part of GCC.
;;
;; GCC is free software; you can redistribute it and/or modify it under
;; the terms of the GNU General Public License as published by the Free
;; Software Foundation; either version 3, or (at your option) any later
;; version.
;;
;; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
;; WARRANTY; without even the implied warranty of MERCHANTABILITY or
;; FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
;; for more details.
;;
;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING3. If not see
;; <http://www.gnu.org/licenses/>.
(define_constants
[
(VUNSPEC_LOCK 100) ; sync lock operations
]
)
(define_mode_attr width [(QI "8") (HI "16") (SI "32")])
(define_mode_attr bb_mem [(QI "m") (HI "Q") (SI "Q")])
(define_int_iterator bit [0 1])
(define_int_attr ccss [(0 "cc") (1 "ss")])
(define_code_iterator any_extend [sign_extend zero_extend])
(define_expand "ffs<mode>2"
[(set (match_operand:SI 0 "nonimmediate_operand" "")
(ffs:SI (match_operand:VAXint 1 "general_operand" "")))]
""
"
{
rtx label = gen_label_rtx ();
rtx label_ref = gen_rtx_LABEL_REF (VOIDmode, label);
rtx cond = gen_rtx_NE (VOIDmode, operands[1], const0_rtx);
rtx target = gen_rtx_IF_THEN_ELSE (VOIDmode, cond, label_ref, pc_rtx);
emit_insn (gen_ctz<mode>2_ccz (operands[0], operands[1]));
emit_jump_insn (gen_rtx_SET (pc_rtx, target));
emit_insn (gen_neg<mode>2 (operands[0], const1_rtx));
emit_label (label);
emit_insn (gen_add<mode>3 (operands[0], operands[0], const1_rtx));
DONE;
}")
(define_insn_and_split "ctz<mode>2"
[(set (match_operand:SI 0 "nonimmediate_operand" "=rQ")
(ctz:SI (match_operand:VAXint 1 "general_operand" "nrQT")))]
""
"#"
"reload_completed"
[(parallel
[(set (match_dup 0)
(ctz:SI (match_dup 1)))
(clobber (reg:CC VAX_PSL_REGNUM))])]
"")
(define_insn "*ctz<mode>2"
[(set (match_operand:SI 0 "nonimmediate_operand" "=rQ")
(ctz:SI (match_operand:VAXint 1 "general_operand" "nrQT")))
(clobber (reg:CC VAX_PSL_REGNUM))]
"reload_completed"
"ffs $0,$<width>,%1,%0")
(define_insn_and_split "ctz<mode>2_ccz"
[(set (match_operand:SI 0 "nonimmediate_operand" "=rQ")
(ctz:SI (match_operand:VAXint 1 "general_operand" "nrQT")))]
""
"#"
"reload_completed"
[(parallel
[(set (reg:CCZ VAX_PSL_REGNUM)
(compare:CCZ (match_dup 1)
(const_int 0)))
(set (match_dup 0)
(ctz:SI (match_dup 1)))])]
"")
(define_insn "*ctz<mode>2_ccz"
[(set (reg:CCZ VAX_PSL_REGNUM)
(compare:CCZ (match_operand:VAXint 1 "general_operand" "nrQT")
(const_int 0)))
(set (match_operand:SI 0 "nonimmediate_operand" "=rQ")
(ctz:SI (match_dup 1)))]
"reload_completed"
"ffs $0,$<width>,%1,%0")
;; Our FFS hardware instruction supports any field width,
;; so handle narrower inputs directly as well.
(define_peephole2
[(parallel
[(set (match_operand:SI 0 "register_operand")
(any_extend:SI (match_operand:VAXintQH 1 "general_operand")))
(clobber (reg:CC VAX_PSL_REGNUM))])
(parallel
[(set (match_operand:SI 2 "nonimmediate_operand")
(ctz:SI (match_dup 0)))
(clobber (reg:CC VAX_PSL_REGNUM))])]
"rtx_equal_p (operands[0], operands[2]) || peep2_reg_dead_p (2, operands[0])"
[(parallel
[(set (match_dup 2)
(ctz:SI (match_dup 1)))
(clobber (reg:CC VAX_PSL_REGNUM))])]
"")
;; The FFS hardware instruction sets the Z condition code based on
;; the input field rather than the output operand, so the compare
;; elimination pass cannot handle it. Try to get rid of the extra
;; operation by hand.
;;
;; The "ctz<mode>2_ccz" patterns require their `operands[1]' not to
;; have a mode dependent address, so all we need to verify is that
;; the two operands are not the same, in which case it's the FFS
;; output rather than input that condition codes are checked for.
(define_peephole2
[(parallel
[(set (match_operand:SI 0 "nonimmediate_operand")
(ctz:SI (match_operand:VAXint 1 "general_operand")))
(clobber (reg:CC VAX_PSL_REGNUM))])
(set (reg:CCZ VAX_PSL_REGNUM)
(compare:CCZ (match_dup 1)
(const_int 0)))]
"!rtx_equal_p (operands[0], operands[1])"
[(parallel
[(set (reg:CCZ VAX_PSL_REGNUM)
(compare:CCZ (match_dup 1)
(const_int 0)))
(set (match_dup 0)
(ctz:SI (match_dup 1)))])]
"")
;; This effectively combines the two peepholes above,
;; matching the sequence produced by `ffs<mode>2'.
(define_peephole2
[(parallel
[(set (match_operand:SI 0 "register_operand")
(any_extend:SI (match_operand:VAXintQH 1 "general_operand")))
(clobber (reg:CC VAX_PSL_REGNUM))])
(parallel
[(set (match_operand:SI 2 "nonimmediate_operand")
(ctz:SI (match_dup 0)))
(clobber (reg:CC VAX_PSL_REGNUM))])
(set (reg:CCZ VAX_PSL_REGNUM)
(compare:CCZ (match_dup 0)
(const_int 0)))]
"!rtx_equal_p (operands[0], operands[2])
&& peep2_reg_dead_p (3, operands[0])"
[(parallel
[(set (reg:CCZ VAX_PSL_REGNUM)
(compare:CCZ (match_dup 1)
(const_int 0)))
(set (match_dup 2)
(ctz:SI (match_dup 1)))])]
"")
(define_expand "sync_lock_test_and_set<mode>"
[(match_operand:VAXint 0 "nonimmediate_operand" "=&g")
(match_operand:VAXint 1 "memory_operand" "+m")
(match_operand:VAXint 2 "const_int_operand" "n")]
""
"
{
rtx label;
if (operands[2] != const1_rtx)
FAIL;
label = gen_label_rtx ();
emit_move_insn (operands[0], const1_rtx);
emit_jump_insn (gen_jbbssi<mode> (operands[1], const0_rtx, label));
emit_move_insn (operands[0], const0_rtx);
emit_label (label);
DONE;
}")
(define_expand "sync_lock_release<mode>"
[(match_operand:VAXint 0 "memory_operand" "+m")
(match_operand:VAXint 1 "const_int_operand" "n")]
""
"
{
rtx label;
if (operands[1] != const0_rtx)
FAIL;
label = gen_label_rtx ();
emit_jump_insn (gen_jbbcci<mode> (operands[0], const0_rtx, label));
emit_label (label);
DONE;
}")
(define_insn "jbb<ccss>i<mode>"
[(unspec_volatile
[(set (pc)
(if_then_else
(eq (zero_extract:SI
(match_operand:VAXint 0 "any_memory_operand" "+<bb_mem>")
(const_int 1)
(match_operand:SI 1 "general_operand" "nrmT"))
(const_int bit))
(label_ref (match_operand 2 "" ""))
(pc)))
(set (zero_extract:SI (match_dup 0)
(const_int 1)
(match_dup 1))
(const_int bit))]
VUNSPEC_LOCK)]
""
"jb<ccss>i %1,%0,%l2")
|
