1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
|
;; ----------------------------------------------------------------------
;; DIVIDE/MOD INSTRUCTIONS
;; ----------------------------------------------------------------------
(define_insn_and_split "udiv<mode>3"
[(set (match_operand:HSI 0 "register_operand" "=r")
(udiv:HSI (match_operand:HSI 1 "register_operand" "0")
(match_operand:HSI 2 "reg_or_nibble_operand" "r IP4>X")))]
"TARGET_H8300SX"
"#"
"&& reload_completed"
[(parallel [(set (match_dup 0) (udiv:HSI (match_dup 1) (match_dup 2)))
(clobber (reg:CC CC_REG))])])
(define_insn "udiv<mode>3_clobber_flags"
[(set (match_operand:HSI 0 "register_operand" "=r")
(udiv:HSI (match_operand:HSI 1 "register_operand" "0")
(match_operand:HSI 2 "reg_or_nibble_operand" "r IP4>X")))
(clobber (reg:CC CC_REG))]
"TARGET_H8300SX"
{ return <MODE>mode == HImode ? "divu.w\\t%T2,%T0" : "divu.l\\t%S2,%S0"; }
[(set_attr "length" "4")])
(define_insn_and_split "div<mode>3"
[(set (match_operand:HSI 0 "register_operand" "=r")
(div:HSI (match_operand:HSI 1 "register_operand" "0")
(match_operand:HSI 2 "reg_or_nibble_operand" "r IP4>X")))]
"TARGET_H8300SX"
"#"
"&& reload_completed"
[(parallel [(set (match_dup 0) (div:HSI (match_dup 1) (match_dup 2)))
(clobber (reg:CC CC_REG))])])
(define_insn "div<mode>3_clobber_flags"
[(set (match_operand:HSI 0 "register_operand" "=r")
(div:HSI (match_operand:HSI 1 "register_operand" "0")
(match_operand:HSI 2 "reg_or_nibble_operand" "r IP4>X")))
(clobber (reg:CC CC_REG))]
"TARGET_H8300SX"
{ return <MODE>mode == HImode ? "divs.w\\t%T2,%T0" : "divs.l\\t%S2,%S0"; }
[(set_attr "length" "4")])
(define_insn_and_split "udivmodqi4"
[(set (match_operand:QI 0 "register_operand" "=r")
(truncate:QI
(udiv:HI
(match_operand:HI 1 "register_operand" "0")
(zero_extend:HI (match_operand:QI 2 "register_operand" "r")))))
(set (match_operand:QI 3 "register_operand" "=r")
(truncate:QI
(umod:HI
(match_dup 1)
(zero_extend:HI (match_dup 2)))))]
""
"#"
"&& reload_completed"
[(parallel [(set (match_dup 0) (truncate:QI
(udiv:HI (match_dup 1)
(zero_extend:HI (match_dup 2)))))
(set (match_dup 3) (truncate:QI
(umod:HI (match_dup 1)
(zero_extend:HI (match_dup 2)))))
(clobber (reg:CC CC_REG))])])
(define_insn "udivmodqi4_clobber_flags"
[(set (match_operand:QI 0 "register_operand" "=r")
(truncate:QI
(udiv:HI
(match_operand:HI 1 "register_operand" "0")
(zero_extend:HI (match_operand:QI 2 "register_operand" "r")))))
(set (match_operand:QI 3 "register_operand" "=r")
(truncate:QI
(umod:HI
(match_dup 1)
(zero_extend:HI (match_dup 2)))))
(clobber (reg:CC CC_REG))]
""
{
if (find_reg_note (insn, REG_UNUSED, operands[3]))
return "divxu.b\\t%X2,%T0";
else
return "divxu.b\\t%X2,%T0\;mov.b\\t%t0,%s3";
}
[(set_attr "length" "4")])
(define_insn_and_split "divmodqi4"
[(set (match_operand:QI 0 "register_operand" "=r")
(truncate:QI
(div:HI
(match_operand:HI 1 "register_operand" "0")
(sign_extend:HI (match_operand:QI 2 "register_operand" "r")))))
(set (match_operand:QI 3 "register_operand" "=r")
(truncate:QI
(mod:HI
(match_dup 1)
(sign_extend:HI (match_dup 2)))))]
""
"#"
"&& reload_completed"
[(parallel [(set (match_dup 0) (truncate:QI
(div:HI (match_dup 1)
(sign_extend:HI (match_dup 2)))))
(set (match_dup 3) (truncate:QI
(mod:HI (match_dup 1)
(sign_extend:HI (match_dup 2)))))
(clobber (reg:CC CC_REG))])])
(define_insn "divmodqi4_clobber_flags"
[(set (match_operand:QI 0 "register_operand" "=r")
(truncate:QI
(div:HI
(match_operand:HI 1 "register_operand" "0")
(sign_extend:HI (match_operand:QI 2 "register_operand" "r")))))
(set (match_operand:QI 3 "register_operand" "=r")
(truncate:QI
(mod:HI
(match_dup 1)
(sign_extend:HI (match_dup 2)))))
(clobber (reg:CC CC_REG))]
""
{
if (find_reg_note (insn, REG_UNUSED, operands[3]))
return "divxs.b\\t%X2,%T0";
else
return "divxs.b\\t%X2,%T0\;mov.b\\t%t0,%s3";
}
[(set_attr "length" "6")])
(define_insn_and_split "udivmodhi4"
[(set (match_operand:HI 0 "register_operand" "=r")
(truncate:HI
(udiv:SI
(match_operand:SI 1 "register_operand" "0")
(zero_extend:SI (match_operand:HI 2 "register_operand" "r")))))
(set (match_operand:HI 3 "register_operand" "=r")
(truncate:HI
(umod:SI
(match_dup 1)
(zero_extend:SI (match_dup 2)))))]
""
"#"
"&& reload_completed"
[(parallel [(set (match_dup 0) (truncate:HI
(udiv:SI (match_dup 1)
(zero_extend:SI (match_dup 2)))))
(set (match_dup 3) (truncate:HI
(umod:SI (match_dup 1)
(zero_extend:SI (match_dup 2)))))
(clobber (reg:CC CC_REG))])])
(define_insn "udivmodhi4_clobber_flags"
[(set (match_operand:HI 0 "register_operand" "=r")
(truncate:HI
(udiv:SI
(match_operand:SI 1 "register_operand" "0")
(zero_extend:SI (match_operand:HI 2 "register_operand" "r")))))
(set (match_operand:HI 3 "register_operand" "=r")
(truncate:HI
(umod:SI
(match_dup 1)
(zero_extend:SI (match_dup 2)))))
(clobber (reg:CC CC_REG))]
""
{
if (find_reg_note (insn, REG_UNUSED, operands[3]))
return "divxu.w\\t%T2,%S0";
else
return "divxu.w\\t%T2,%S0\;mov.w\\t%e0,%f3";
}
[(set_attr "length" "4")])
(define_insn_and_split "divmodhi4"
[(set (match_operand:HI 0 "register_operand" "=r")
(truncate:HI
(div:SI
(match_operand:SI 1 "register_operand" "0")
(sign_extend:SI (match_operand:HI 2 "register_operand" "r")))))
(set (match_operand:HI 3 "register_operand" "=r")
(truncate:HI
(mod:SI
(match_dup 1)
(sign_extend:SI (match_dup 2)))))]
""
"#"
"&& reload_completed"
[(parallel [(set (match_dup 0) (truncate:HI
(div:SI (match_dup 1)
(sign_extend:SI (match_dup 2)))))
(set (match_dup 3) (truncate:HI
(mod:SI (match_dup 1)
(sign_extend:SI (match_dup 2)))))
(clobber (reg:CC CC_REG))])])
(define_insn "divmodhi4_clobber_flags"
[(set (match_operand:HI 0 "register_operand" "=r")
(truncate:HI
(div:SI
(match_operand:SI 1 "register_operand" "0")
(sign_extend:SI (match_operand:HI 2 "register_operand" "r")))))
(set (match_operand:HI 3 "register_operand" "=r")
(truncate:HI
(mod:SI
(match_dup 1)
(sign_extend:SI (match_dup 2)))))
(clobber (reg:CC CC_REG))]
""
{
if (find_reg_note (insn, REG_UNUSED, operands[3]))
return "divxs.w\\t%T2,%S0";
else
return "divxs.w\\t%T2,%S0\;mov.w\\t%e0,%f3";
}
[(set_attr "length" "6")])
|
