/* RTL simplification functions for GNU compiler.
Copyright (C) 1987-2024 Free Software Foundation, Inc.
This file is part of GCC.
GCC is free software; you can redistribute it and/or modify it under
the terms of the GNU General Public License as published by the Free
Software Foundation; either version 3, or (at your option) any later
version.
GCC is distributed in the hope that it will be useful, but WITHOUT ANY
WARRANTY; without even the implied warranty of MERCHANTABILITY or
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
for more details.
You should have received a copy of the GNU General Public License
along with GCC; see the file COPYING3. If not see
. */
#include "config.h"
#include "system.h"
#include "coretypes.h"
#include "backend.h"
#include "target.h"
#include "rtl.h"
#include "tree.h"
#include "predict.h"
#include "memmodel.h"
#include "optabs.h"
#include "emit-rtl.h"
#include "recog.h"
#include "diagnostic-core.h"
#include "varasm.h"
#include "flags.h"
#include "selftest.h"
#include "selftest-rtl.h"
#include "rtx-vector-builder.h"
#include "rtlanal.h"
/* Simplification and canonicalization of RTL. */
/* Much code operates on (low, high) pairs; the low value is an
unsigned wide int, the high value a signed wide int. We
occasionally need to sign extend from low to high as if low were a
signed wide int. */
#define HWI_SIGN_EXTEND(low) \
((((HOST_WIDE_INT) low) < 0) ? HOST_WIDE_INT_M1 : HOST_WIDE_INT_0)
static bool plus_minus_operand_p (const_rtx);
/* Negate I, which satisfies poly_int_rtx_p. MODE is the mode of I. */
static rtx
neg_poly_int_rtx (machine_mode mode, const_rtx i)
{
return immed_wide_int_const (-wi::to_poly_wide (i, mode), mode);
}
/* Test whether expression, X, is an immediate constant that represents
the most significant bit of machine mode MODE. */
bool
mode_signbit_p (machine_mode mode, const_rtx x)
{
unsigned HOST_WIDE_INT val;
unsigned int width;
scalar_int_mode int_mode;
if (!is_int_mode (mode, &int_mode))
return false;
width = GET_MODE_PRECISION (int_mode);
if (width == 0)
return false;
if (width <= HOST_BITS_PER_WIDE_INT
&& CONST_INT_P (x))
val = INTVAL (x);
#if TARGET_SUPPORTS_WIDE_INT
else if (CONST_WIDE_INT_P (x))
{
unsigned int i;
unsigned int elts = CONST_WIDE_INT_NUNITS (x);
if (elts != (width + HOST_BITS_PER_WIDE_INT - 1) / HOST_BITS_PER_WIDE_INT)
return false;
for (i = 0; i < elts - 1; i++)
if (CONST_WIDE_INT_ELT (x, i) != 0)
return false;
val = CONST_WIDE_INT_ELT (x, elts - 1);
width %= HOST_BITS_PER_WIDE_INT;
if (width == 0)
width = HOST_BITS_PER_WIDE_INT;
}
#else
else if (width <= HOST_BITS_PER_DOUBLE_INT
&& CONST_DOUBLE_AS_INT_P (x)
&& CONST_DOUBLE_LOW (x) == 0)
{
val = CONST_DOUBLE_HIGH (x);
width -= HOST_BITS_PER_WIDE_INT;
}
#endif
else
/* X is not an integer constant. */
return false;
if (width < HOST_BITS_PER_WIDE_INT)
val &= (HOST_WIDE_INT_1U << width) - 1;
return val == (HOST_WIDE_INT_1U << (width - 1));
}
/* Test whether VAL is equal to the most significant bit of mode MODE
(after masking with the mode mask of MODE). Returns false if the
precision of MODE is too large to handle. */
bool
val_signbit_p (machine_mode mode, unsigned HOST_WIDE_INT val)
{
unsigned int width;
scalar_int_mode int_mode;
if (!is_int_mode (mode, &int_mode))
return false;
width = GET_MODE_PRECISION (int_mode);
if (width == 0 || width > HOST_BITS_PER_WIDE_INT)
return false;
val &= GET_MODE_MASK (int_mode);
return val == (HOST_WIDE_INT_1U << (width - 1));
}
/* Test whether the most significant bit of mode MODE is set in VAL.
Returns false if the precision of MODE is too large to handle. */
bool
val_signbit_known_set_p (machine_mode mode, unsigned HOST_WIDE_INT val)
{
unsigned int width;
scalar_int_mode int_mode;
if (!is_int_mode (mode, &int_mode))
return false;
width = GET_MODE_PRECISION (int_mode);
if (width == 0 || width > HOST_BITS_PER_WIDE_INT)
return false;
val &= HOST_WIDE_INT_1U << (width - 1);
return val != 0;
}
/* Test whether the most significant bit of mode MODE is clear in VAL.
Returns false if the precision of MODE is too large to handle. */
bool
val_signbit_known_clear_p (machine_mode mode, unsigned HOST_WIDE_INT val)
{
unsigned int width;
scalar_int_mode int_mode;
if (!is_int_mode (mode, &int_mode))
return false;
width = GET_MODE_PRECISION (int_mode);
if (width == 0 || width > HOST_BITS_PER_WIDE_INT)
return false;
val &= HOST_WIDE_INT_1U << (width - 1);
return val == 0;
}
/* Make a binary operation by properly ordering the operands and
seeing if the expression folds. */
rtx
simplify_context::simplify_gen_binary (rtx_code code, machine_mode mode,
rtx op0, rtx op1)
{
rtx tem;
/* If this simplifies, do it. */
tem = simplify_binary_operation (code, mode, op0, op1);
if (tem)
return tem;
/* Put complex operands first and constants second if commutative. */
if (GET_RTX_CLASS (code) == RTX_COMM_ARITH
&& swap_commutative_operands_p (op0, op1))
std::swap (op0, op1);
return gen_rtx_fmt_ee (code, mode, op0, op1);
}
/* If X is a MEM referencing the constant pool, return the real value.
Otherwise return X. */
rtx
avoid_constant_pool_reference (rtx x)
{
rtx c, tmp, addr;
machine_mode cmode;
poly_int64 offset = 0;
switch (GET_CODE (x))
{
case MEM:
break;
case FLOAT_EXTEND:
/* Handle float extensions of constant pool references. */
tmp = XEXP (x, 0);
c = avoid_constant_pool_reference (tmp);
if (c != tmp && CONST_DOUBLE_AS_FLOAT_P (c))
return const_double_from_real_value (*CONST_DOUBLE_REAL_VALUE (c),
GET_MODE (x));
return x;
default:
return x;
}
if (GET_MODE (x) == BLKmode)
return x;
addr = XEXP (x, 0);
/* Call target hook to avoid the effects of -fpic etc.... */
addr = targetm.delegitimize_address (addr);
/* Split the address into a base and integer offset. */
addr = strip_offset (addr, &offset);
if (GET_CODE (addr) == LO_SUM)
addr = XEXP (addr, 1);
/* If this is a constant pool reference, we can turn it into its
constant and hope that simplifications happen. */
if (GET_CODE (addr) == SYMBOL_REF
&& CONSTANT_POOL_ADDRESS_P (addr))
{
c = get_pool_constant (addr);
cmode = get_pool_mode (addr);
/* If we're accessing the constant in a different mode than it was
originally stored, attempt to fix that up via subreg simplifications.
If that fails we have no choice but to return the original memory. */
if (known_eq (offset, 0) && cmode == GET_MODE (x))
return c;
else if (known_in_range_p (offset, 0, GET_MODE_SIZE (cmode)))
{
rtx tem = simplify_subreg (GET_MODE (x), c, cmode, offset);
if (tem && CONSTANT_P (tem))
return tem;
}
}
return x;
}
/* Simplify a MEM based on its attributes. This is the default
delegitimize_address target hook, and it's recommended that every
overrider call it. */
rtx
delegitimize_mem_from_attrs (rtx x)
{
/* MEMs without MEM_OFFSETs may have been offset, so we can't just
use their base addresses as equivalent. */
if (MEM_P (x)
&& MEM_EXPR (x)
&& MEM_OFFSET_KNOWN_P (x))
{
tree decl = MEM_EXPR (x);
machine_mode mode = GET_MODE (x);
poly_int64 offset = 0;
switch (TREE_CODE (decl))
{
default:
decl = NULL;
break;
case VAR_DECL:
break;
case ARRAY_REF:
case ARRAY_RANGE_REF:
case COMPONENT_REF:
case BIT_FIELD_REF:
case REALPART_EXPR:
case IMAGPART_EXPR:
case VIEW_CONVERT_EXPR:
{
poly_int64 bitsize, bitpos, bytepos, toffset_val = 0;
tree toffset;
int unsignedp, reversep, volatilep = 0;
decl
= get_inner_reference (decl, &bitsize, &bitpos, &toffset, &mode,
&unsignedp, &reversep, &volatilep);
if (maybe_ne (bitsize, GET_MODE_BITSIZE (mode))
|| !multiple_p (bitpos, BITS_PER_UNIT, &bytepos)
|| (toffset && !poly_int_tree_p (toffset, &toffset_val)))
decl = NULL;
else
offset += bytepos + toffset_val;
break;
}
}
if (decl
&& mode == GET_MODE (x)
&& VAR_P (decl)
&& (TREE_STATIC (decl)
|| DECL_THREAD_LOCAL_P (decl))
&& DECL_RTL_SET_P (decl)
&& MEM_P (DECL_RTL (decl)))
{
rtx newx;
offset += MEM_OFFSET (x);
newx = DECL_RTL (decl);
if (MEM_P (newx))
{
rtx n = XEXP (newx, 0), o = XEXP (x, 0);
poly_int64 n_offset, o_offset;
/* Avoid creating a new MEM needlessly if we already had
the same address. We do if there's no OFFSET and the
old address X is identical to NEWX, or if X is of the
form (plus NEWX OFFSET), or the NEWX is of the form
(plus Y (const_int Z)) and X is that with the offset
added: (plus Y (const_int Z+OFFSET)). */
n = strip_offset (n, &n_offset);
o = strip_offset (o, &o_offset);
if (!(known_eq (o_offset, n_offset + offset)
&& rtx_equal_p (o, n)))
x = adjust_address_nv (newx, mode, offset);
}
else if (GET_MODE (x) == GET_MODE (newx)
&& known_eq (offset, 0))
x = newx;
}
}
return x;
}
/* Make a unary operation by first seeing if it folds and otherwise making
the specified operation. */
rtx
simplify_context::simplify_gen_unary (rtx_code code, machine_mode mode, rtx op,
machine_mode op_mode)
{
rtx tem;
/* If this simplifies, use it. */
if ((tem = simplify_unary_operation (code, mode, op, op_mode)) != 0)
return tem;
return gen_rtx_fmt_e (code, mode, op);
}
/* Likewise for ternary operations. */
rtx
simplify_context::simplify_gen_ternary (rtx_code code, machine_mode mode,
machine_mode op0_mode,
rtx op0, rtx op1, rtx op2)
{
rtx tem;
/* If this simplifies, use it. */
if ((tem = simplify_ternary_operation (code, mode, op0_mode,
op0, op1, op2)) != 0)
return tem;
return gen_rtx_fmt_eee (code, mode, op0, op1, op2);
}
/* Likewise, for relational operations.
CMP_MODE specifies mode comparison is done in. */
rtx
simplify_context::simplify_gen_relational (rtx_code code, machine_mode mode,
machine_mode cmp_mode,
rtx op0, rtx op1)
{
rtx tem;
if ((tem = simplify_relational_operation (code, mode, cmp_mode,
op0, op1)) != 0)
return tem;
return gen_rtx_fmt_ee (code, mode, op0, op1);
}
/* If FN is NULL, replace all occurrences of OLD_RTX in X with copy_rtx (DATA)
and simplify the result. If FN is non-NULL, call this callback on each
X, if it returns non-NULL, replace X with its return value and simplify the
result. */
rtx
simplify_replace_fn_rtx (rtx x, const_rtx old_rtx,
rtx (*fn) (rtx, const_rtx, void *), void *data)
{
enum rtx_code code = GET_CODE (x);
machine_mode mode = GET_MODE (x);
machine_mode op_mode;
const char *fmt;
rtx op0, op1, op2, newx, op;
rtvec vec, newvec;
int i, j;
if (UNLIKELY (fn != NULL))
{
newx = fn (x, old_rtx, data);
if (newx)
return newx;
}
else if (rtx_equal_p (x, old_rtx))
return copy_rtx ((rtx) data);
switch (GET_RTX_CLASS (code))
{
case RTX_UNARY:
op0 = XEXP (x, 0);
op_mode = GET_MODE (op0);
op0 = simplify_replace_fn_rtx (op0, old_rtx, fn, data);
if (op0 == XEXP (x, 0))
return x;
return simplify_gen_unary (code, mode, op0, op_mode);
case RTX_BIN_ARITH:
case RTX_COMM_ARITH:
op0 = simplify_replace_fn_rtx (XEXP (x, 0), old_rtx, fn, data);
op1 = simplify_replace_fn_rtx (XEXP (x, 1), old_rtx, fn, data);
if (op0 == XEXP (x, 0) && op1 == XEXP (x, 1))
return x;
return simplify_gen_binary (code, mode, op0, op1);
case RTX_COMPARE:
case RTX_COMM_COMPARE:
op0 = XEXP (x, 0);
op1 = XEXP (x, 1);
op_mode = GET_MODE (op0) != VOIDmode ? GET_MODE (op0) : GET_MODE (op1);
op0 = simplify_replace_fn_rtx (op0, old_rtx, fn, data);
op1 = simplify_replace_fn_rtx (op1, old_rtx, fn, data);
if (op0 == XEXP (x, 0) && op1 == XEXP (x, 1))
return x;
return simplify_gen_relational (code, mode, op_mode, op0, op1);
case RTX_TERNARY:
case RTX_BITFIELD_OPS:
op0 = XEXP (x, 0);
op_mode = GET_MODE (op0);
op0 = simplify_replace_fn_rtx (op0, old_rtx, fn, data);
op1 = simplify_replace_fn_rtx (XEXP (x, 1), old_rtx, fn, data);
op2 = simplify_replace_fn_rtx (XEXP (x, 2), old_rtx, fn, data);
if (op0 == XEXP (x, 0) && op1 == XEXP (x, 1) && op2 == XEXP (x, 2))
return x;
if (op_mode == VOIDmode)
op_mode = GET_MODE (op0);
return simplify_gen_ternary (code, mode, op_mode, op0, op1, op2);
case RTX_EXTRA:
if (code == SUBREG)
{
op0 = simplify_replace_fn_rtx (SUBREG_REG (x), old_rtx, fn, data);
if (op0 == SUBREG_REG (x))
return x;
op0 = simplify_gen_subreg (GET_MODE (x), op0,
GET_MODE (SUBREG_REG (x)),
SUBREG_BYTE (x));
return op0 ? op0 : x;
}
break;
case RTX_OBJ:
if (code == MEM)
{
op0 = simplify_replace_fn_rtx (XEXP (x, 0), old_rtx, fn, data);
if (op0 == XEXP (x, 0))
return x;
return replace_equiv_address_nv (x, op0);
}
else if (code == LO_SUM)
{
op0 = simplify_replace_fn_rtx (XEXP (x, 0), old_rtx, fn, data);
op1 = simplify_replace_fn_rtx (XEXP (x, 1), old_rtx, fn, data);
/* (lo_sum (high x) y) -> y where x and y have the same base. */
if (GET_CODE (op0) == HIGH)
{
rtx base0, base1, offset0, offset1;
split_const (XEXP (op0, 0), &base0, &offset0);
split_const (op1, &base1, &offset1);
if (rtx_equal_p (base0, base1))
return op1;
}
if (op0 == XEXP (x, 0) && op1 == XEXP (x, 1))
return x;
return gen_rtx_LO_SUM (mode, op0, op1);
}
break;
default:
break;
}
newx = x;
fmt = GET_RTX_FORMAT (code);
for (i = 0; fmt[i]; i++)
switch (fmt[i])
{
case 'E':
vec = XVEC (x, i);
newvec = XVEC (newx, i);
for (j = 0; j < GET_NUM_ELEM (vec); j++)
{
op = simplify_replace_fn_rtx (RTVEC_ELT (vec, j),
old_rtx, fn, data);
if (op != RTVEC_ELT (vec, j))
{
if (newvec == vec)
{
newvec = shallow_copy_rtvec (vec);
if (x == newx)
newx = shallow_copy_rtx (x);
XVEC (newx, i) = newvec;
}
RTVEC_ELT (newvec, j) = op;
}
}
break;
case 'e':
if (XEXP (x, i))
{
op = simplify_replace_fn_rtx (XEXP (x, i), old_rtx, fn, data);
if (op != XEXP (x, i))
{
if (x == newx)
newx = shallow_copy_rtx (x);
XEXP (newx, i) = op;
}
}
break;
}
return newx;
}
/* Replace all occurrences of OLD_RTX in X with NEW_RTX and try to simplify the
resulting RTX. Return a new RTX which is as simplified as possible. */
rtx
simplify_replace_rtx (rtx x, const_rtx old_rtx, rtx new_rtx)
{
return simplify_replace_fn_rtx (x, old_rtx, 0, new_rtx);
}
/* Try to simplify a MODE truncation of OP, which has OP_MODE.
Only handle cases where the truncated value is inherently an rvalue.
RTL provides two ways of truncating a value:
1. a lowpart subreg. This form is only a truncation when both
the outer and inner modes (here MODE and OP_MODE respectively)
are scalar integers, and only then when the subreg is used as
an rvalue.
It is only valid to form such truncating subregs if the
truncation requires no action by the target. The onus for
proving this is on the creator of the subreg -- e.g. the
caller to simplify_subreg or simplify_gen_subreg -- and typically
involves either TRULY_NOOP_TRUNCATION_MODES_P or truncated_to_mode.
2. a TRUNCATE. This form handles both scalar and compound integers.
The first form is preferred where valid. However, the TRUNCATE
handling in simplify_unary_operation turns the second form into the
first form when TRULY_NOOP_TRUNCATION_MODES_P or truncated_to_mode allow,
so it is generally safe to form rvalue truncations using:
simplify_gen_unary (TRUNCATE, ...)
and leave simplify_unary_operation to work out which representation
should be used.
Because of the proof requirements on (1), simplify_truncation must
also use simplify_gen_unary (TRUNCATE, ...) to truncate parts of OP,
regardless of whether the outer truncation came from a SUBREG or a
TRUNCATE. For example, if the caller has proven that an SImode
truncation of:
(and:DI X Y)
is a no-op and can be represented as a subreg, it does not follow
that SImode truncations of X and Y are also no-ops. On a target
like 64-bit MIPS that requires SImode values to be stored in
sign-extended form, an SImode truncation of:
(and:DI (reg:DI X) (const_int 63))
is trivially a no-op because only the lower 6 bits can be set.
However, X is still an arbitrary 64-bit number and so we cannot
assume that truncating it too is a no-op. */
rtx
simplify_context::simplify_truncation (machine_mode mode, rtx op,
machine_mode op_mode)
{
unsigned int precision = GET_MODE_UNIT_PRECISION (mode);
unsigned int op_precision = GET_MODE_UNIT_PRECISION (op_mode);
scalar_int_mode int_mode, int_op_mode, subreg_mode;
gcc_assert (precision <= op_precision);
/* Optimize truncations of zero and sign extended values. */
if (GET_CODE (op) == ZERO_EXTEND
|| GET_CODE (op) == SIGN_EXTEND)
{
/* There are three possibilities. If MODE is the same as the
origmode, we can omit both the extension and the subreg.
If MODE is not larger than the origmode, we can apply the
truncation without the extension. Finally, if the outermode
is larger than the origmode, we can just extend to the appropriate
mode. */
machine_mode origmode = GET_MODE (XEXP (op, 0));
if (mode == origmode)
return XEXP (op, 0);
else if (precision <= GET_MODE_UNIT_PRECISION (origmode))
return simplify_gen_unary (TRUNCATE, mode,
XEXP (op, 0), origmode);
else
return simplify_gen_unary (GET_CODE (op), mode,
XEXP (op, 0), origmode);
}
/* If the machine can perform operations in the truncated mode, distribute
the truncation, i.e. simplify (truncate:QI (op:SI (x:SI) (y:SI))) into
(op:QI (truncate:QI (x:SI)) (truncate:QI (y:SI))). */
if (1
&& (!WORD_REGISTER_OPERATIONS || precision >= BITS_PER_WORD)
&& (GET_CODE (op) == PLUS
|| GET_CODE (op) == MINUS
|| GET_CODE (op) == MULT))
{
rtx op0 = simplify_gen_unary (TRUNCATE, mode, XEXP (op, 0), op_mode);
if (op0)
{
rtx op1 = simplify_gen_unary (TRUNCATE, mode, XEXP (op, 1), op_mode);
if (op1)
return simplify_gen_binary (GET_CODE (op), mode, op0, op1);
}
}
/* Simplify (truncate:QI (lshiftrt:SI (sign_extend:SI (x:QI)) C)) into
to (ashiftrt:QI (x:QI) C), where C is a suitable small constant and
the outer subreg is effectively a truncation to the original mode. */
if ((GET_CODE (op) == LSHIFTRT
|| GET_CODE (op) == ASHIFTRT)
/* Ensure that OP_MODE is at least twice as wide as MODE
to avoid the possibility that an outer LSHIFTRT shifts by more
than the sign extension's sign_bit_copies and introduces zeros
into the high bits of the result. */
&& 2 * precision <= op_precision
&& CONST_INT_P (XEXP (op, 1))
&& GET_CODE (XEXP (op, 0)) == SIGN_EXTEND
&& GET_MODE (XEXP (XEXP (op, 0), 0)) == mode
&& UINTVAL (XEXP (op, 1)) < precision)
return simplify_gen_binary (ASHIFTRT, mode,
XEXP (XEXP (op, 0), 0), XEXP (op, 1));
/* Likewise (truncate:QI (lshiftrt:SI (zero_extend:SI (x:QI)) C)) into
to (lshiftrt:QI (x:QI) C), where C is a suitable small constant and
the outer subreg is effectively a truncation to the original mode. */
if ((GET_CODE (op) == LSHIFTRT
|| GET_CODE (op) == ASHIFTRT)
&& CONST_INT_P (XEXP (op, 1))
&& GET_CODE (XEXP (op, 0)) == ZERO_EXTEND
&& GET_MODE (XEXP (XEXP (op, 0), 0)) == mode
&& UINTVAL (XEXP (op, 1)) < precision)
return simplify_gen_binary (LSHIFTRT, mode,
XEXP (XEXP (op, 0), 0), XEXP (op, 1));
/* Likewise (truncate:QI (ashift:SI (zero_extend:SI (x:QI)) C)) into
to (ashift:QI (x:QI) C), where C is a suitable small constant and
the outer subreg is effectively a truncation to the original mode. */
if (GET_CODE (op) == ASHIFT
&& CONST_INT_P (XEXP (op, 1))
&& (GET_CODE (XEXP (op, 0)) == ZERO_EXTEND
|| GET_CODE (XEXP (op, 0)) == SIGN_EXTEND)
&& GET_MODE (XEXP (XEXP (op, 0), 0)) == mode
&& UINTVAL (XEXP (op, 1)) < precision)
return simplify_gen_binary (ASHIFT, mode,
XEXP (XEXP (op, 0), 0), XEXP (op, 1));
/* Likewise (truncate:QI (and:SI (lshiftrt:SI (x:SI) C) C2)) into
(and:QI (lshiftrt:QI (truncate:QI (x:SI)) C) C2) for suitable C
and C2. */
if (GET_CODE (op) == AND
&& (GET_CODE (XEXP (op, 0)) == LSHIFTRT
|| GET_CODE (XEXP (op, 0)) == ASHIFTRT)
&& CONST_INT_P (XEXP (XEXP (op, 0), 1))
&& CONST_INT_P (XEXP (op, 1)))
{
rtx op0 = (XEXP (XEXP (op, 0), 0));
rtx shift_op = XEXP (XEXP (op, 0), 1);
rtx mask_op = XEXP (op, 1);
unsigned HOST_WIDE_INT shift = UINTVAL (shift_op);
unsigned HOST_WIDE_INT mask = UINTVAL (mask_op);
if (shift < precision
/* If doing this transform works for an X with all bits set,
it works for any X. */
&& ((GET_MODE_MASK (mode) >> shift) & mask)
== ((GET_MODE_MASK (op_mode) >> shift) & mask)
&& (op0 = simplify_gen_unary (TRUNCATE, mode, op0, op_mode))
&& (op0 = simplify_gen_binary (LSHIFTRT, mode, op0, shift_op)))
{
mask_op = GEN_INT (trunc_int_for_mode (mask, mode));
return simplify_gen_binary (AND, mode, op0, mask_op);
}
}
/* Turn (truncate:M1 (*_extract:M2 (reg:M2) (len) (pos))) into
(*_extract:M1 (truncate:M1 (reg:M2)) (len) (pos')) if possible without
changing len. */
if ((GET_CODE (op) == ZERO_EXTRACT || GET_CODE (op) == SIGN_EXTRACT)
&& REG_P (XEXP (op, 0))
&& GET_MODE (XEXP (op, 0)) == GET_MODE (op)
&& CONST_INT_P (XEXP (op, 1))
&& CONST_INT_P (XEXP (op, 2)))
{
rtx op0 = XEXP (op, 0);
unsigned HOST_WIDE_INT len = UINTVAL (XEXP (op, 1));
unsigned HOST_WIDE_INT pos = UINTVAL (XEXP (op, 2));
if (BITS_BIG_ENDIAN && pos >= op_precision - precision)
{
op0 = simplify_gen_unary (TRUNCATE, mode, op0, GET_MODE (op0));
if (op0)
{
pos -= op_precision - precision;
return simplify_gen_ternary (GET_CODE (op), mode, mode, op0,
XEXP (op, 1), GEN_INT (pos));
}
}
else if (!BITS_BIG_ENDIAN && precision >= len + pos)
{
op0 = simplify_gen_unary (TRUNCATE, mode, op0, GET_MODE (op0));
if (op0)
return simplify_gen_ternary (GET_CODE (op), mode, mode, op0,
XEXP (op, 1), XEXP (op, 2));
}
}
/* Recognize a word extraction from a multi-word subreg. */
if ((GET_CODE (op) == LSHIFTRT
|| GET_CODE (op) == ASHIFTRT)
&& SCALAR_INT_MODE_P (mode)
&& SCALAR_INT_MODE_P (op_mode)
&& precision >= BITS_PER_WORD
&& 2 * precision <= op_precision
&& CONST_INT_P (XEXP (op, 1))
&& (INTVAL (XEXP (op, 1)) & (precision - 1)) == 0
&& UINTVAL (XEXP (op, 1)) < op_precision)
{
poly_int64 byte = subreg_lowpart_offset (mode, op_mode);
int shifted_bytes = INTVAL (XEXP (op, 1)) / BITS_PER_UNIT;
return simplify_gen_subreg (mode, XEXP (op, 0), op_mode,
(WORDS_BIG_ENDIAN
? byte - shifted_bytes
: byte + shifted_bytes));
}
/* If we have a TRUNCATE of a right shift of MEM, make a new MEM
and try replacing the TRUNCATE and shift with it. Don't do this
if the MEM has a mode-dependent address. */
if ((GET_CODE (op) == LSHIFTRT
|| GET_CODE (op) == ASHIFTRT)
&& is_a (mode, &int_mode)
&& is_a (op_mode, &int_op_mode)
&& MEM_P (XEXP (op, 0))
&& CONST_INT_P (XEXP (op, 1))
&& INTVAL (XEXP (op, 1)) % GET_MODE_BITSIZE (int_mode) == 0
&& INTVAL (XEXP (op, 1)) > 0
&& INTVAL (XEXP (op, 1)) < GET_MODE_BITSIZE (int_op_mode)
&& ! mode_dependent_address_p (XEXP (XEXP (op, 0), 0),
MEM_ADDR_SPACE (XEXP (op, 0)))
&& ! MEM_VOLATILE_P (XEXP (op, 0))
&& (GET_MODE_SIZE (int_mode) >= UNITS_PER_WORD
|| WORDS_BIG_ENDIAN == BYTES_BIG_ENDIAN))
{
poly_int64 byte = subreg_lowpart_offset (int_mode, int_op_mode);
int shifted_bytes = INTVAL (XEXP (op, 1)) / BITS_PER_UNIT;
return adjust_address_nv (XEXP (op, 0), int_mode,
(WORDS_BIG_ENDIAN
? byte - shifted_bytes
: byte + shifted_bytes));
}
/* (truncate:SI (OP:DI ({sign,zero}_extend:DI foo:SI))) is
(OP:SI foo:SI) if OP is NEG or ABS. */
if ((GET_CODE (op) == ABS
|| GET_CODE (op) == NEG)
&& (GET_CODE (XEXP (op, 0)) == SIGN_EXTEND
|| GET_CODE (XEXP (op, 0)) == ZERO_EXTEND)
&& GET_MODE (XEXP (XEXP (op, 0), 0)) == mode)
return simplify_gen_unary (GET_CODE (op), mode,
XEXP (XEXP (op, 0), 0), mode);
/* Simplifications of (truncate:A (subreg:B X 0)). */
if (GET_CODE (op) == SUBREG
&& is_a (mode, &int_mode)
&& SCALAR_INT_MODE_P (op_mode)
&& is_a (GET_MODE (SUBREG_REG (op)), &subreg_mode)
&& subreg_lowpart_p (op))
{
/* (truncate:A (subreg:B (truncate:C X) 0)) is (truncate:A X). */
if (GET_CODE (SUBREG_REG (op)) == TRUNCATE)
{
rtx inner = XEXP (SUBREG_REG (op), 0);
if (GET_MODE_PRECISION (int_mode)
<= GET_MODE_PRECISION (subreg_mode))
return simplify_gen_unary (TRUNCATE, int_mode, inner,
GET_MODE (inner));
else
/* If subreg above is paradoxical and C is narrower
than A, return (subreg:A (truncate:C X) 0). */
return simplify_gen_subreg (int_mode, SUBREG_REG (op),
subreg_mode, 0);
}
/* Simplifications of (truncate:A (subreg:B X:C 0)) with
paradoxical subregs (B is wider than C). */
if (is_a (op_mode, &int_op_mode))
{
unsigned int int_op_prec = GET_MODE_PRECISION (int_op_mode);
unsigned int subreg_prec = GET_MODE_PRECISION (subreg_mode);
if (int_op_prec > subreg_prec)
{
if (int_mode == subreg_mode)
return SUBREG_REG (op);
if (GET_MODE_PRECISION (int_mode) < subreg_prec)
return simplify_gen_unary (TRUNCATE, int_mode,
SUBREG_REG (op), subreg_mode);
}
/* Simplification of (truncate:A (subreg:B X:C 0)) where
A is narrower than B and B is narrower than C. */
else if (int_op_prec < subreg_prec
&& GET_MODE_PRECISION (int_mode) < int_op_prec)
return simplify_gen_unary (TRUNCATE, int_mode,
SUBREG_REG (op), subreg_mode);
}
}
/* (truncate:A (truncate:B X)) is (truncate:A X). */
if (GET_CODE (op) == TRUNCATE)
return simplify_gen_unary (TRUNCATE, mode, XEXP (op, 0),
GET_MODE (XEXP (op, 0)));
/* (truncate:A (ior X C)) is (const_int -1) if C is equal to that already,
in mode A. */
if (GET_CODE (op) == IOR
&& SCALAR_INT_MODE_P (mode)
&& SCALAR_INT_MODE_P (op_mode)
&& CONST_INT_P (XEXP (op, 1))
&& trunc_int_for_mode (INTVAL (XEXP (op, 1)), mode) == -1)
return constm1_rtx;
return NULL_RTX;
}
/* Try to simplify a unary operation CODE whose output mode is to be
MODE with input operand OP whose mode was originally OP_MODE.
Return zero if no simplification can be made. */
rtx
simplify_context::simplify_unary_operation (rtx_code code, machine_mode mode,
rtx op, machine_mode op_mode)
{
rtx trueop, tem;
trueop = avoid_constant_pool_reference (op);
tem = simplify_const_unary_operation (code, mode, trueop, op_mode);
if (tem)
return tem;
return simplify_unary_operation_1 (code, mode, op);
}
/* Return true if FLOAT or UNSIGNED_FLOAT operation OP is known
to be exact. */
static bool
exact_int_to_float_conversion_p (const_rtx op)
{
machine_mode op0_mode = GET_MODE (XEXP (op, 0));
/* Constants can reach here with -frounding-math, if they do then
the conversion isn't exact. */
if (op0_mode == VOIDmode)
return false;
int out_bits = significand_size (GET_MODE_INNER (GET_MODE (op)));
int in_prec = GET_MODE_UNIT_PRECISION (op0_mode);
int in_bits = in_prec;
if (HWI_COMPUTABLE_MODE_P (op0_mode))
{
unsigned HOST_WIDE_INT nonzero = nonzero_bits (XEXP (op, 0), op0_mode);
if (GET_CODE (op) == FLOAT)
in_bits -= num_sign_bit_copies (XEXP (op, 0), op0_mode);
else if (GET_CODE (op) == UNSIGNED_FLOAT)
in_bits = wi::min_precision (wi::uhwi (nonzero, in_prec), UNSIGNED);
else
gcc_unreachable ();
in_bits -= wi::ctz (wi::uhwi (nonzero, in_prec));
}
return in_bits <= out_bits;
}
/* Perform some simplifications we can do even if the operands
aren't constant. */
rtx
simplify_context::simplify_unary_operation_1 (rtx_code code, machine_mode mode,
rtx op)
{
enum rtx_code reversed;
rtx temp, elt, base, step;
scalar_int_mode inner, int_mode, op_mode, op0_mode;
switch (code)
{
case NOT:
/* (not (not X)) == X. */
if (GET_CODE (op) == NOT)
return XEXP (op, 0);
/* (not (eq X Y)) == (ne X Y), etc. if BImode or the result of the
comparison is all ones. */
if (COMPARISON_P (op)
&& (mode == BImode || STORE_FLAG_VALUE == -1)
&& ((reversed = reversed_comparison_code (op, NULL)) != UNKNOWN))
return simplify_gen_relational (reversed, mode, VOIDmode,
XEXP (op, 0), XEXP (op, 1));
/* (not (plus X -1)) can become (neg X). */
if (GET_CODE (op) == PLUS
&& XEXP (op, 1) == constm1_rtx)
return simplify_gen_unary (NEG, mode, XEXP (op, 0), mode);
/* Similarly, (not (neg X)) is (plus X -1). Only do this for
modes that have CONSTM1_RTX, i.e. MODE_INT, MODE_PARTIAL_INT
and MODE_VECTOR_INT. */
if (GET_CODE (op) == NEG && CONSTM1_RTX (mode))
return simplify_gen_binary (PLUS, mode, XEXP (op, 0),
CONSTM1_RTX (mode));
/* (not (xor X C)) for C constant is (xor X D) with D = ~C. */
if (GET_CODE (op) == XOR
&& CONST_INT_P (XEXP (op, 1))
&& (temp = simplify_unary_operation (NOT, mode,
XEXP (op, 1), mode)) != 0)
return simplify_gen_binary (XOR, mode, XEXP (op, 0), temp);
/* (not (plus X C)) for signbit C is (xor X D) with D = ~C. */
if (GET_CODE (op) == PLUS
&& CONST_INT_P (XEXP (op, 1))
&& mode_signbit_p (mode, XEXP (op, 1))
&& (temp = simplify_unary_operation (NOT, mode,
XEXP (op, 1), mode)) != 0)
return simplify_gen_binary (XOR, mode, XEXP (op, 0), temp);
/* (not (ashift 1 X)) is (rotate ~1 X). We used to do this for
operands other than 1, but that is not valid. We could do a
similar simplification for (not (lshiftrt C X)) where C is
just the sign bit, but this doesn't seem common enough to
bother with. */
if (GET_CODE (op) == ASHIFT
&& XEXP (op, 0) == const1_rtx)
{
temp = simplify_gen_unary (NOT, mode, const1_rtx, mode);
return simplify_gen_binary (ROTATE, mode, temp, XEXP (op, 1));
}
/* (not (ashiftrt foo C)) where C is the number of bits in FOO
minus 1 is (ge foo (const_int 0)) if STORE_FLAG_VALUE is -1,
so we can perform the above simplification. */
if (STORE_FLAG_VALUE == -1
&& is_a (mode, &int_mode)
&& GET_CODE (op) == ASHIFTRT
&& CONST_INT_P (XEXP (op, 1))
&& INTVAL (XEXP (op, 1)) == GET_MODE_PRECISION (int_mode) - 1)
return simplify_gen_relational (GE, int_mode, VOIDmode,
XEXP (op, 0), const0_rtx);
if (partial_subreg_p (op)
&& subreg_lowpart_p (op)
&& GET_CODE (SUBREG_REG (op)) == ASHIFT
&& XEXP (SUBREG_REG (op), 0) == const1_rtx)
{
machine_mode inner_mode = GET_MODE (SUBREG_REG (op));
rtx x;
x = gen_rtx_ROTATE (inner_mode,
simplify_gen_unary (NOT, inner_mode, const1_rtx,
inner_mode),
XEXP (SUBREG_REG (op), 1));
temp = rtl_hooks.gen_lowpart_no_emit (mode, x);
if (temp)
return temp;
}
/* Apply De Morgan's laws to reduce number of patterns for machines
with negating logical insns (and-not, nand, etc.). If result has
only one NOT, put it first, since that is how the patterns are
coded. */
if (GET_CODE (op) == IOR || GET_CODE (op) == AND)
{
rtx in1 = XEXP (op, 0), in2 = XEXP (op, 1);
machine_mode op_mode;
op_mode = GET_MODE (in1);
in1 = simplify_gen_unary (NOT, op_mode, in1, op_mode);
op_mode = GET_MODE (in2);
if (op_mode == VOIDmode)
op_mode = mode;
in2 = simplify_gen_unary (NOT, op_mode, in2, op_mode);
if (GET_CODE (in2) == NOT && GET_CODE (in1) != NOT)
std::swap (in1, in2);
return gen_rtx_fmt_ee (GET_CODE (op) == IOR ? AND : IOR,
mode, in1, in2);
}
/* (not (bswap x)) -> (bswap (not x)). */
if (GET_CODE (op) == BSWAP || GET_CODE (op) == BITREVERSE)
{
rtx x = simplify_gen_unary (NOT, mode, XEXP (op, 0), mode);
return simplify_gen_unary (GET_CODE (op), mode, x, mode);
}
break;
case NEG:
/* (neg (neg X)) == X. */
if (GET_CODE (op) == NEG)
return XEXP (op, 0);
/* (neg (x ? (neg y) : y)) == !x ? (neg y) : y.
If comparison is not reversible use
x ? y : (neg y). */
if (GET_CODE (op) == IF_THEN_ELSE)
{
rtx cond = XEXP (op, 0);
rtx true_rtx = XEXP (op, 1);
rtx false_rtx = XEXP (op, 2);
if ((GET_CODE (true_rtx) == NEG
&& rtx_equal_p (XEXP (true_rtx, 0), false_rtx))
|| (GET_CODE (false_rtx) == NEG
&& rtx_equal_p (XEXP (false_rtx, 0), true_rtx)))
{
if (reversed_comparison_code (cond, NULL) != UNKNOWN)
temp = reversed_comparison (cond, mode);
else
{
temp = cond;
std::swap (true_rtx, false_rtx);
}
return simplify_gen_ternary (IF_THEN_ELSE, mode,
mode, temp, true_rtx, false_rtx);
}
}
/* (neg (plus X 1)) can become (not X). */
if (GET_CODE (op) == PLUS
&& XEXP (op, 1) == const1_rtx)
return simplify_gen_unary (NOT, mode, XEXP (op, 0), mode);
/* Similarly, (neg (not X)) is (plus X 1). */
if (GET_CODE (op) == NOT)
return simplify_gen_binary (PLUS, mode, XEXP (op, 0),
CONST1_RTX (mode));
/* (neg (minus X Y)) can become (minus Y X). This transformation
isn't safe for modes with signed zeros, since if X and Y are
both +0, (minus Y X) is the same as (minus X Y). If the
rounding mode is towards +infinity (or -infinity) then the two
expressions will be rounded differently. */
if (GET_CODE (op) == MINUS
&& !HONOR_SIGNED_ZEROS (mode)
&& !HONOR_SIGN_DEPENDENT_ROUNDING (mode))
return simplify_gen_binary (MINUS, mode, XEXP (op, 1), XEXP (op, 0));
if (GET_CODE (op) == PLUS
&& !HONOR_SIGNED_ZEROS (mode)
&& !HONOR_SIGN_DEPENDENT_ROUNDING (mode))
{
/* (neg (plus A C)) is simplified to (minus -C A). */
if (CONST_SCALAR_INT_P (XEXP (op, 1))
|| CONST_DOUBLE_AS_FLOAT_P (XEXP (op, 1)))
{
temp = simplify_unary_operation (NEG, mode, XEXP (op, 1), mode);
if (temp)
return simplify_gen_binary (MINUS, mode, temp, XEXP (op, 0));
}
/* (neg (plus A B)) is canonicalized to (minus (neg A) B). */
temp = simplify_gen_unary (NEG, mode, XEXP (op, 0), mode);
return simplify_gen_binary (MINUS, mode, temp, XEXP (op, 1));
}
/* (neg (mult A B)) becomes (mult A (neg B)).
This works even for floating-point values. */
if (GET_CODE (op) == MULT
&& !HONOR_SIGN_DEPENDENT_ROUNDING (mode))
{
temp = simplify_gen_unary (NEG, mode, XEXP (op, 1), mode);
return simplify_gen_binary (MULT, mode, XEXP (op, 0), temp);
}
/* NEG commutes with ASHIFT since it is multiplication. Only do
this if we can then eliminate the NEG (e.g., if the operand
is a constant). */
if (GET_CODE (op) == ASHIFT)
{
temp = simplify_unary_operation (NEG, mode, XEXP (op, 0), mode);
if (temp)
return simplify_gen_binary (ASHIFT, mode, temp, XEXP (op, 1));
}
/* (neg (ashiftrt X C)) can be replaced by (lshiftrt X C) when
C is equal to the width of MODE minus 1. */
if (GET_CODE (op) == ASHIFTRT
&& CONST_INT_P (XEXP (op, 1))
&& INTVAL (XEXP (op, 1)) == GET_MODE_UNIT_PRECISION (mode) - 1)
return simplify_gen_binary (LSHIFTRT, mode,
XEXP (op, 0), XEXP (op, 1));
/* (neg (lshiftrt X C)) can be replaced by (ashiftrt X C) when
C is equal to the width of MODE minus 1. */
if (GET_CODE (op) == LSHIFTRT
&& CONST_INT_P (XEXP (op, 1))
&& INTVAL (XEXP (op, 1)) == GET_MODE_UNIT_PRECISION (mode) - 1)
return simplify_gen_binary (ASHIFTRT, mode,
XEXP (op, 0), XEXP (op, 1));
/* (neg (xor A 1)) is (plus A -1) if A is known to be either 0 or 1. */
if (GET_CODE (op) == XOR
&& XEXP (op, 1) == const1_rtx
&& nonzero_bits (XEXP (op, 0), mode) == 1)
return plus_constant (mode, XEXP (op, 0), -1);
/* (neg (lt x 0)) is (ashiftrt X C) if STORE_FLAG_VALUE is 1. */
/* (neg (lt x 0)) is (lshiftrt X C) if STORE_FLAG_VALUE is -1. */
if (GET_CODE (op) == LT
&& XEXP (op, 1) == const0_rtx
&& is_a (GET_MODE (XEXP (op, 0)), &inner))
{
int_mode = as_a (mode);
int isize = GET_MODE_PRECISION (inner);
if (STORE_FLAG_VALUE == 1)
{
temp = simplify_gen_binary (ASHIFTRT, inner, XEXP (op, 0),
gen_int_shift_amount (inner,
isize - 1));
if (int_mode == inner)
return temp;
if (GET_MODE_PRECISION (int_mode) > isize)
return simplify_gen_unary (SIGN_EXTEND, int_mode, temp, inner);
return simplify_gen_unary (TRUNCATE, int_mode, temp, inner);
}
else if (STORE_FLAG_VALUE == -1)
{
temp = simplify_gen_binary (LSHIFTRT, inner, XEXP (op, 0),
gen_int_shift_amount (inner,
isize - 1));
if (int_mode == inner)
return temp;
if (GET_MODE_PRECISION (int_mode) > isize)
return simplify_gen_unary (ZERO_EXTEND, int_mode, temp, inner);
return simplify_gen_unary (TRUNCATE, int_mode, temp, inner);
}
}
if (vec_series_p (op, &base, &step))
{
/* Only create a new series if we can simplify both parts. In other
cases this isn't really a simplification, and it's not necessarily
a win to replace a vector operation with a scalar operation. */
scalar_mode inner_mode = GET_MODE_INNER (mode);
base = simplify_unary_operation (NEG, inner_mode, base, inner_mode);
if (base)
{
step = simplify_unary_operation (NEG, inner_mode,
step, inner_mode);
if (step)
return gen_vec_series (mode, base, step);
}
}
break;
case TRUNCATE:
/* Don't optimize (lshiftrt (mult ...)) as it would interfere
with the umulXi3_highpart patterns. */
if (GET_CODE (op) == LSHIFTRT
&& GET_CODE (XEXP (op, 0)) == MULT)
break;
if (GET_MODE_CLASS (mode) == MODE_PARTIAL_INT)
{
if (TRULY_NOOP_TRUNCATION_MODES_P (mode, GET_MODE (op)))
{
temp = rtl_hooks.gen_lowpart_no_emit (mode, op);
if (temp)
return temp;
}
/* We can't handle truncation to a partial integer mode here
because we don't know the real bitsize of the partial
integer mode. */
break;
}
if (GET_MODE (op) != VOIDmode)
{
temp = simplify_truncation (mode, op, GET_MODE (op));
if (temp)
return temp;
}
/* If we know that the value is already truncated, we can
replace the TRUNCATE with a SUBREG. */
if (known_eq (GET_MODE_NUNITS (mode), 1)
&& (TRULY_NOOP_TRUNCATION_MODES_P (mode, GET_MODE (op))
|| truncated_to_mode (mode, op)))
{
temp = rtl_hooks.gen_lowpart_no_emit (mode, op);
if (temp)
return temp;
}
/* A truncate of a comparison can be replaced with a subreg if
STORE_FLAG_VALUE permits. This is like the previous test,
but it works even if the comparison is done in a mode larger
than HOST_BITS_PER_WIDE_INT. */
if (HWI_COMPUTABLE_MODE_P (mode)
&& COMPARISON_P (op)
&& (STORE_FLAG_VALUE & ~GET_MODE_MASK (mode)) == 0
&& TRULY_NOOP_TRUNCATION_MODES_P (mode, GET_MODE (op)))
{
temp = rtl_hooks.gen_lowpart_no_emit (mode, op);
if (temp)
return temp;
}
/* A truncate of a memory is just loading the low part of the memory
if we are not changing the meaning of the address. */
if (GET_CODE (op) == MEM
&& !VECTOR_MODE_P (mode)
&& !MEM_VOLATILE_P (op)
&& !mode_dependent_address_p (XEXP (op, 0), MEM_ADDR_SPACE (op)))
{
temp = rtl_hooks.gen_lowpart_no_emit (mode, op);
if (temp)
return temp;
}
/* Check for useless truncation. */
if (GET_MODE (op) == mode)
return op;
break;
case FLOAT_TRUNCATE:
/* Check for useless truncation. */
if (GET_MODE (op) == mode)
return op;
if (DECIMAL_FLOAT_MODE_P (mode))
break;
/* (float_truncate:SF (float_extend:DF foo:SF)) = foo:SF. */
if (GET_CODE (op) == FLOAT_EXTEND
&& GET_MODE (XEXP (op, 0)) == mode)
return XEXP (op, 0);
/* (float_truncate:SF (float_truncate:DF foo:XF))
= (float_truncate:SF foo:XF).
This may eliminate double rounding, so it is unsafe.
(float_truncate:SF (float_extend:XF foo:DF))
= (float_truncate:SF foo:DF).
(float_truncate:DF (float_extend:XF foo:SF))
= (float_extend:DF foo:SF). */
if ((GET_CODE (op) == FLOAT_TRUNCATE
&& flag_unsafe_math_optimizations)
|| GET_CODE (op) == FLOAT_EXTEND)
return simplify_gen_unary (GET_MODE_UNIT_SIZE (GET_MODE (XEXP (op, 0)))
> GET_MODE_UNIT_SIZE (mode)
? FLOAT_TRUNCATE : FLOAT_EXTEND,
mode,
XEXP (op, 0), GET_MODE (XEXP (op, 0)));
/* (float_truncate (float x)) is (float x) */
if ((GET_CODE (op) == FLOAT || GET_CODE (op) == UNSIGNED_FLOAT)
&& (flag_unsafe_math_optimizations
|| exact_int_to_float_conversion_p (op)))
return simplify_gen_unary (GET_CODE (op), mode,
XEXP (op, 0),
GET_MODE (XEXP (op, 0)));
/* (float_truncate:SF (OP:DF (float_extend:DF foo:sf))) is
(OP:SF foo:SF) if OP is NEG or ABS. */
if ((GET_CODE (op) == ABS
|| GET_CODE (op) == NEG)
&& GET_CODE (XEXP (op, 0)) == FLOAT_EXTEND
&& GET_MODE (XEXP (XEXP (op, 0), 0)) == mode)
return simplify_gen_unary (GET_CODE (op), mode,
XEXP (XEXP (op, 0), 0), mode);
/* (float_truncate:SF (subreg:DF (float_truncate:SF X) 0))
is (float_truncate:SF x). */
if (GET_CODE (op) == SUBREG
&& subreg_lowpart_p (op)
&& GET_CODE (SUBREG_REG (op)) == FLOAT_TRUNCATE)
return SUBREG_REG (op);
break;
case FLOAT_EXTEND:
/* Check for useless extension. */
if (GET_MODE (op) == mode)
return op;
if (DECIMAL_FLOAT_MODE_P (mode))
break;
/* (float_extend (float_extend x)) is (float_extend x)
(float_extend (float x)) is (float x) assuming that double
rounding can't happen.
*/
if (GET_CODE (op) == FLOAT_EXTEND
|| ((GET_CODE (op) == FLOAT || GET_CODE (op) == UNSIGNED_FLOAT)
&& exact_int_to_float_conversion_p (op)))
return simplify_gen_unary (GET_CODE (op), mode,
XEXP (op, 0),
GET_MODE (XEXP (op, 0)));
break;
case ABS:
/* (abs (neg )) -> (abs ) */
if (GET_CODE (op) == NEG)
return simplify_gen_unary (ABS, mode, XEXP (op, 0),
GET_MODE (XEXP (op, 0)));
/* If the mode of the operand is VOIDmode (i.e. if it is ASM_OPERANDS),
do nothing. */
if (GET_MODE (op) == VOIDmode)
break;
/* If operand is something known to be positive, ignore the ABS. */
if (val_signbit_known_clear_p (GET_MODE (op),
nonzero_bits (op, GET_MODE (op))))
return op;
/* Using nonzero_bits doesn't (currently) work for modes wider than
HOST_WIDE_INT, so the following transformations help simplify
ABS for TImode and wider. */
switch (GET_CODE (op))
{
case ABS:
case CLRSB:
case FFS:
case PARITY:
case POPCOUNT:
case SS_ABS:
return op;
case LSHIFTRT:
if (CONST_INT_P (XEXP (op, 1))
&& INTVAL (XEXP (op, 1)) > 0
&& is_a (mode, &int_mode)
&& INTVAL (XEXP (op, 1)) < GET_MODE_PRECISION (int_mode))
return op;
break;
default:
break;
}
/* If operand is known to be only -1 or 0, convert ABS to NEG. */
if (is_a (mode, &int_mode)
&& (num_sign_bit_copies (op, int_mode)
== GET_MODE_PRECISION (int_mode)))
return gen_rtx_NEG (int_mode, op);
break;
case FFS:
/* (ffs (*_extend )) = (*_extend (ffs )). */
if (GET_CODE (op) == SIGN_EXTEND
|| GET_CODE (op) == ZERO_EXTEND)
{
temp = simplify_gen_unary (FFS, GET_MODE (XEXP (op, 0)),
XEXP (op, 0), GET_MODE (XEXP (op, 0)));
return simplify_gen_unary (GET_CODE (op), mode, temp,
GET_MODE (temp));
}
break;
case POPCOUNT:
switch (GET_CODE (op))
{
case BSWAP:
case BITREVERSE:
/* (popcount (bswap )) = (popcount ). */
return simplify_gen_unary (POPCOUNT, mode, XEXP (op, 0),
GET_MODE (XEXP (op, 0)));
case ZERO_EXTEND:
/* (popcount (zero_extend )) = (zero_extend (popcount )). */
temp = simplify_gen_unary (POPCOUNT, GET_MODE (XEXP (op, 0)),
XEXP (op, 0), GET_MODE (XEXP (op, 0)));
return simplify_gen_unary (ZERO_EXTEND, mode, temp,
GET_MODE (temp));
case ROTATE:
case ROTATERT:
/* Rotations don't affect popcount. */
if (!side_effects_p (XEXP (op, 1)))
return simplify_gen_unary (POPCOUNT, mode, XEXP (op, 0),
GET_MODE (XEXP (op, 0)));
break;
default:
break;
}
break;
case PARITY:
switch (GET_CODE (op))
{
case NOT:
case BSWAP:
case BITREVERSE:
return simplify_gen_unary (PARITY, mode, XEXP (op, 0),
GET_MODE (XEXP (op, 0)));
case ZERO_EXTEND:
case SIGN_EXTEND:
temp = simplify_gen_unary (PARITY, GET_MODE (XEXP (op, 0)),
XEXP (op, 0), GET_MODE (XEXP (op, 0)));
return simplify_gen_unary (GET_CODE (op), mode, temp,
GET_MODE (temp));
case ROTATE:
case ROTATERT:
/* Rotations don't affect parity. */
if (!side_effects_p (XEXP (op, 1)))
return simplify_gen_unary (PARITY, mode, XEXP (op, 0),
GET_MODE (XEXP (op, 0)));
break;
case PARITY:
/* (parity (parity x)) -> parity (x). */
return op;
default:
break;
}
break;
case BSWAP:
/* (bswap (bswap x)) -> x. */
if (GET_CODE (op) == BSWAP)
return XEXP (op, 0);
break;
case BITREVERSE:
/* (bitreverse (bitreverse x)) -> x. */
if (GET_CODE (op) == BITREVERSE)
return XEXP (op, 0);
break;
case FLOAT:
/* (float (sign_extend )) = (float ). */
if (GET_CODE (op) == SIGN_EXTEND)
return simplify_gen_unary (FLOAT, mode, XEXP (op, 0),
GET_MODE (XEXP (op, 0)));
break;
case SIGN_EXTEND:
/* Check for useless extension. */
if (GET_MODE (op) == mode)
return op;
/* (sign_extend (truncate (minus (label_ref L1) (label_ref L2))))
becomes just the MINUS if its mode is MODE. This allows
folding switch statements on machines using casesi (such as
the VAX). */
if (GET_CODE (op) == TRUNCATE
&& GET_MODE (XEXP (op, 0)) == mode
&& GET_CODE (XEXP (op, 0)) == MINUS
&& GET_CODE (XEXP (XEXP (op, 0), 0)) == LABEL_REF
&& GET_CODE (XEXP (XEXP (op, 0), 1)) == LABEL_REF)
return XEXP (op, 0);
/* Extending a widening multiplication should be canonicalized to
a wider widening multiplication. */
if (GET_CODE (op) == MULT)
{
rtx lhs = XEXP (op, 0);
rtx rhs = XEXP (op, 1);
enum rtx_code lcode = GET_CODE (lhs);
enum rtx_code rcode = GET_CODE (rhs);
/* Widening multiplies usually extend both operands, but sometimes
they use a shift to extract a portion of a register. */
if ((lcode == SIGN_EXTEND
|| (lcode == ASHIFTRT && CONST_INT_P (XEXP (lhs, 1))))
&& (rcode == SIGN_EXTEND
|| (rcode == ASHIFTRT && CONST_INT_P (XEXP (rhs, 1)))))
{
machine_mode lmode = GET_MODE (lhs);
machine_mode rmode = GET_MODE (rhs);
int bits;
if (lcode == ASHIFTRT)
/* Number of bits not shifted off the end. */
bits = (GET_MODE_UNIT_PRECISION (lmode)
- INTVAL (XEXP (lhs, 1)));
else /* lcode == SIGN_EXTEND */
/* Size of inner mode. */
bits = GET_MODE_UNIT_PRECISION (GET_MODE (XEXP (lhs, 0)));
if (rcode == ASHIFTRT)
bits += (GET_MODE_UNIT_PRECISION (rmode)
- INTVAL (XEXP (rhs, 1)));
else /* rcode == SIGN_EXTEND */
bits += GET_MODE_UNIT_PRECISION (GET_MODE (XEXP (rhs, 0)));
/* We can only widen multiplies if the result is mathematiclly
equivalent. I.e. if overflow was impossible. */
if (bits <= GET_MODE_UNIT_PRECISION (GET_MODE (op)))
return simplify_gen_binary
(MULT, mode,
simplify_gen_unary (SIGN_EXTEND, mode, lhs, lmode),
simplify_gen_unary (SIGN_EXTEND, mode, rhs, rmode));
}
}
/* Check for a sign extension of a subreg of a promoted
variable, where the promotion is sign-extended, and the
target mode is the same as the variable's promotion. */
if (GET_CODE (op) == SUBREG
&& SUBREG_PROMOTED_VAR_P (op)
&& SUBREG_PROMOTED_SIGNED_P (op))
{
rtx subreg = SUBREG_REG (op);
machine_mode subreg_mode = GET_MODE (subreg);
if (!paradoxical_subreg_p (mode, subreg_mode))
{
temp = rtl_hooks.gen_lowpart_no_emit (mode, subreg);
if (temp)
{
/* Preserve SUBREG_PROMOTED_VAR_P. */
if (partial_subreg_p (temp))
{
SUBREG_PROMOTED_VAR_P (temp) = 1;
SUBREG_PROMOTED_SET (temp, SRP_SIGNED);
}
return temp;
}
}
else
/* Sign-extending a sign-extended subreg. */
return simplify_gen_unary (SIGN_EXTEND, mode,
subreg, subreg_mode);
}
/* (sign_extend:M (sign_extend:N )) is (sign_extend:M ).
(sign_extend:M (zero_extend:N )) is (zero_extend:M ). */
if (GET_CODE (op) == SIGN_EXTEND || GET_CODE (op) == ZERO_EXTEND)
{
gcc_assert (GET_MODE_UNIT_PRECISION (mode)
> GET_MODE_UNIT_PRECISION (GET_MODE (op)));
return simplify_gen_unary (GET_CODE (op), mode, XEXP (op, 0),
GET_MODE (XEXP (op, 0)));
}
/* (sign_extend:M (ashiftrt:N (ashift (const_int I)) (const_int I)))
is (sign_extend:M (subreg:O )) if there is mode with
GET_MODE_BITSIZE (N) - I bits.
(sign_extend:M (lshiftrt:N (ashift (const_int I)) (const_int I)))
is similarly (zero_extend:M (subreg:O )). */
if ((GET_CODE (op) == ASHIFTRT || GET_CODE (op) == LSHIFTRT)
&& GET_CODE (XEXP (op, 0)) == ASHIFT
&& is_a (mode, &int_mode)
&& CONST_INT_P (XEXP (op, 1))
&& XEXP (XEXP (op, 0), 1) == XEXP (op, 1)
&& (op_mode = as_a (GET_MODE (op)),
GET_MODE_PRECISION (op_mode) > INTVAL (XEXP (op, 1))))
{
scalar_int_mode tmode;
gcc_assert (GET_MODE_PRECISION (int_mode)
> GET_MODE_PRECISION (op_mode));
if (int_mode_for_size (GET_MODE_PRECISION (op_mode)
- INTVAL (XEXP (op, 1)), 1).exists (&tmode))
{
rtx inner =
rtl_hooks.gen_lowpart_no_emit (tmode, XEXP (XEXP (op, 0), 0));
if (inner)
return simplify_gen_unary (GET_CODE (op) == ASHIFTRT
? SIGN_EXTEND : ZERO_EXTEND,
int_mode, inner, tmode);
}
}
/* (sign_extend:M (lshiftrt:N (const_int I))) is better as
(zero_extend:M (lshiftrt:N (const_int I))) if I is not 0. */
if (GET_CODE (op) == LSHIFTRT
&& CONST_INT_P (XEXP (op, 1))
&& XEXP (op, 1) != const0_rtx)
return simplify_gen_unary (ZERO_EXTEND, mode, op, GET_MODE (op));
/* (sign_extend:M (truncate:N (lshiftrt:O (const_int I)))) where
I is GET_MODE_PRECISION(O) - GET_MODE_PRECISION(N), simplifies to
(ashiftrt:M (const_int I)) if modes M and O are the same, and
(truncate:M (ashiftrt:O (const_int I))) if M is narrower than
O, and (sign_extend:M (ashiftrt:O (const_int I))) if M is
wider than O. */
if (GET_CODE (op) == TRUNCATE
&& GET_CODE (XEXP (op, 0)) == LSHIFTRT
&& CONST_INT_P (XEXP (XEXP (op, 0), 1)))
{
scalar_int_mode m_mode, n_mode, o_mode;
rtx old_shift = XEXP (op, 0);
if (is_a (mode, &m_mode)
&& is_a (GET_MODE (op), &n_mode)
&& is_a (GET_MODE (old_shift), &o_mode)
&& GET_MODE_PRECISION (o_mode) - GET_MODE_PRECISION (n_mode)
== INTVAL (XEXP (old_shift, 1)))
{
rtx new_shift = simplify_gen_binary (ASHIFTRT,
GET_MODE (old_shift),
XEXP (old_shift, 0),
XEXP (old_shift, 1));
if (GET_MODE_PRECISION (m_mode) > GET_MODE_PRECISION (o_mode))
return simplify_gen_unary (SIGN_EXTEND, mode, new_shift,
GET_MODE (new_shift));
if (mode != GET_MODE (new_shift))
return simplify_gen_unary (TRUNCATE, mode, new_shift,
GET_MODE (new_shift));
return new_shift;
}
}
/* We can canonicalize SIGN_EXTEND (op) as ZERO_EXTEND (op) when
we know the sign bit of OP must be clear. */
if (val_signbit_known_clear_p (GET_MODE (op),
nonzero_bits (op, GET_MODE (op))))
return simplify_gen_unary (ZERO_EXTEND, mode, op, GET_MODE (op));
/* (sign_extend:DI (subreg:SI (ctz:DI ...))) is (ctz:DI ...). */
if (GET_CODE (op) == SUBREG
&& subreg_lowpart_p (op)
&& GET_MODE (SUBREG_REG (op)) == mode
&& is_a (mode, &int_mode)
&& is_a (GET_MODE (op), &op_mode)
&& GET_MODE_PRECISION (int_mode) <= HOST_BITS_PER_WIDE_INT
&& GET_MODE_PRECISION (op_mode) < GET_MODE_PRECISION (int_mode)
&& (nonzero_bits (SUBREG_REG (op), mode)
& ~(GET_MODE_MASK (op_mode) >> 1)) == 0)
return SUBREG_REG (op);
#if defined(POINTERS_EXTEND_UNSIGNED)
/* As we do not know which address space the pointer is referring to,
we can do this only if the target does not support different pointer
or address modes depending on the address space. */
if (target_default_pointer_address_modes_p ()
&& ! POINTERS_EXTEND_UNSIGNED
&& mode == Pmode && GET_MODE (op) == ptr_mode
&& (CONSTANT_P (op)
|| (GET_CODE (op) == SUBREG
&& REG_P (SUBREG_REG (op))
&& REG_POINTER (SUBREG_REG (op))
&& GET_MODE (SUBREG_REG (op)) == Pmode))
&& !targetm.have_ptr_extend ())
{
temp
= convert_memory_address_addr_space_1 (Pmode, op,
ADDR_SPACE_GENERIC, false,
true);
if (temp)
return temp;
}
#endif
break;
case ZERO_EXTEND:
/* Check for useless extension. */
if (GET_MODE (op) == mode)
return op;
/* Check for a zero extension of a subreg of a promoted
variable, where the promotion is zero-extended, and the
target mode is the same as the variable's promotion. */
if (GET_CODE (op) == SUBREG
&& SUBREG_PROMOTED_VAR_P (op)
&& SUBREG_PROMOTED_UNSIGNED_P (op))
{
rtx subreg = SUBREG_REG (op);
machine_mode subreg_mode = GET_MODE (subreg);
if (!paradoxical_subreg_p (mode, subreg_mode))
{
temp = rtl_hooks.gen_lowpart_no_emit (mode, subreg);
if (temp)
{
/* Preserve SUBREG_PROMOTED_VAR_P. */
if (partial_subreg_p (temp))
{
SUBREG_PROMOTED_VAR_P (temp) = 1;
SUBREG_PROMOTED_SET (temp, SRP_UNSIGNED);
}
return temp;
}
}
else
/* Zero-extending a zero-extended subreg. */
return simplify_gen_unary (ZERO_EXTEND, mode,
subreg, subreg_mode);
}
/* Extending a widening multiplication should be canonicalized to
a wider widening multiplication. */
if (GET_CODE (op) == MULT)
{
rtx lhs = XEXP (op, 0);
rtx rhs = XEXP (op, 1);
enum rtx_code lcode = GET_CODE (lhs);
enum rtx_code rcode = GET_CODE (rhs);
/* Widening multiplies usually extend both operands, but sometimes
they use a shift to extract a portion of a register. */
if ((lcode == ZERO_EXTEND
|| (lcode == LSHIFTRT && CONST_INT_P (XEXP (lhs, 1))))
&& (rcode == ZERO_EXTEND
|| (rcode == LSHIFTRT && CONST_INT_P (XEXP (rhs, 1)))))
{
machine_mode lmode = GET_MODE (lhs);
machine_mode rmode = GET_MODE (rhs);
int bits;
if (lcode == LSHIFTRT)
/* Number of bits not shifted off the end. */
bits = (GET_MODE_UNIT_PRECISION (lmode)
- INTVAL (XEXP (lhs, 1)));
else /* lcode == ZERO_EXTEND */
/* Size of inner mode. */
bits = GET_MODE_UNIT_PRECISION (GET_MODE (XEXP (lhs, 0)));
if (rcode == LSHIFTRT)
bits += (GET_MODE_UNIT_PRECISION (rmode)
- INTVAL (XEXP (rhs, 1)));
else /* rcode == ZERO_EXTEND */
bits += GET_MODE_UNIT_PRECISION (GET_MODE (XEXP (rhs, 0)));
/* We can only widen multiplies if the result is mathematiclly
equivalent. I.e. if overflow was impossible. */
if (bits <= GET_MODE_UNIT_PRECISION (GET_MODE (op)))
return simplify_gen_binary
(MULT, mode,
simplify_gen_unary (ZERO_EXTEND, mode, lhs, lmode),
simplify_gen_unary (ZERO_EXTEND, mode, rhs, rmode));
}
}
/* (zero_extend:M (zero_extend:N )) is (zero_extend:M ). */
if (GET_CODE (op) == ZERO_EXTEND)
return simplify_gen_unary (ZERO_EXTEND, mode, XEXP (op, 0),
GET_MODE (XEXP (op, 0)));
/* (zero_extend:M (lshiftrt:N (ashift (const_int I)) (const_int I)))
is (zero_extend:M (subreg:O )) if there is mode with
GET_MODE_PRECISION (N) - I bits. */
if (GET_CODE (op) == LSHIFTRT
&& GET_CODE (XEXP (op, 0)) == ASHIFT
&& is_a (mode, &int_mode)
&& CONST_INT_P (XEXP (op, 1))
&& XEXP (XEXP (op, 0), 1) == XEXP (op, 1)
&& (op_mode = as_a (GET_MODE (op)),
GET_MODE_PRECISION (op_mode) > INTVAL (XEXP (op, 1))))
{
scalar_int_mode tmode;
if (int_mode_for_size (GET_MODE_PRECISION (op_mode)
- INTVAL (XEXP (op, 1)), 1).exists (&tmode))
{
rtx inner =
rtl_hooks.gen_lowpart_no_emit (tmode, XEXP (XEXP (op, 0), 0));
if (inner)
return simplify_gen_unary (ZERO_EXTEND, int_mode,
inner, tmode);
}
}
/* (zero_extend:M (subreg:N )) is (for M == O) or
(zero_extend:M ), if X doesn't have any non-zero bits outside
of mode N. E.g.
(zero_extend:SI (subreg:QI (and:SI (reg:SI) (const_int 63)) 0)) is
(and:SI (reg:SI) (const_int 63)). */
if (partial_subreg_p (op)
&& is_a (mode, &int_mode)
&& is_a (GET_MODE (SUBREG_REG (op)), &op0_mode)
&& GET_MODE_PRECISION (op0_mode) <= HOST_BITS_PER_WIDE_INT
&& GET_MODE_PRECISION (int_mode) >= GET_MODE_PRECISION (op0_mode)
&& subreg_lowpart_p (op)
&& (nonzero_bits (SUBREG_REG (op), op0_mode)
& ~GET_MODE_MASK (GET_MODE (op))) == 0)
{
if (GET_MODE_PRECISION (int_mode) == GET_MODE_PRECISION (op0_mode))
return SUBREG_REG (op);
return simplify_gen_unary (ZERO_EXTEND, int_mode, SUBREG_REG (op),
op0_mode);
}
/* (zero_extend:DI (subreg:SI (ctz:DI ...))) is (ctz:DI ...). */
if (GET_CODE (op) == SUBREG
&& subreg_lowpart_p (op)
&& GET_MODE (SUBREG_REG (op)) == mode
&& is_a (mode, &int_mode)
&& is_a (GET_MODE (op), &op_mode)
&& GET_MODE_PRECISION (int_mode) <= HOST_BITS_PER_WIDE_INT
&& GET_MODE_PRECISION (op_mode) < GET_MODE_PRECISION (int_mode)
&& (nonzero_bits (SUBREG_REG (op), mode)
& ~GET_MODE_MASK (op_mode)) == 0)
return SUBREG_REG (op);
/* Trying to optimize:
(zero_extend:M (subreg:N (not:M (X:M)))) ->
(xor:M (zero_extend:M (subreg:N (X:M)), mask))
where the mask is GET_MODE_MASK (N).
For the cases when X:M doesn't have any non-zero bits
outside of mode N, (zero_extend:M (subreg:N (X:M))
will be simplified to just (X:M)
and whole optimization will be -> (xor:M (X:M, mask)). */
if (partial_subreg_p (op)
&& GET_CODE (XEXP (op, 0)) == NOT
&& GET_MODE (XEXP (op, 0)) == mode
&& subreg_lowpart_p (op)
&& HWI_COMPUTABLE_MODE_P (mode)
&& is_a (GET_MODE (op), &op_mode)
&& (nonzero_bits (XEXP (XEXP (op, 0), 0), mode)
& ~GET_MODE_MASK (op_mode)) == 0)
{
unsigned HOST_WIDE_INT mask = GET_MODE_MASK (op_mode);
return simplify_gen_binary (XOR, mode,
XEXP (XEXP (op, 0), 0),
gen_int_mode (mask, mode));
}
#if defined(POINTERS_EXTEND_UNSIGNED)
/* As we do not know which address space the pointer is referring to,
we can do this only if the target does not support different pointer
or address modes depending on the address space. */
if (target_default_pointer_address_modes_p ()
&& POINTERS_EXTEND_UNSIGNED > 0
&& mode == Pmode && GET_MODE (op) == ptr_mode
&& (CONSTANT_P (op)
|| (GET_CODE (op) == SUBREG
&& REG_P (SUBREG_REG (op))
&& REG_POINTER (SUBREG_REG (op))
&& GET_MODE (SUBREG_REG (op)) == Pmode))
&& !targetm.have_ptr_extend ())
{
temp
= convert_memory_address_addr_space_1 (Pmode, op,
ADDR_SPACE_GENERIC, false,
true);
if (temp)
return temp;
}
#endif
break;
default:
break;
}
if (VECTOR_MODE_P (mode)
&& vec_duplicate_p (op, &elt)
&& code != VEC_DUPLICATE)
{
if (code == SIGN_EXTEND || code == ZERO_EXTEND)
/* Enforce a canonical order of VEC_DUPLICATE wrt other unary
operations by promoting VEC_DUPLICATE to the root of the expression
(as far as possible). */
temp = simplify_gen_unary (code, GET_MODE_INNER (mode),
elt, GET_MODE_INNER (GET_MODE (op)));
else
/* Try applying the operator to ELT and see if that simplifies.
We can duplicate the result if so.
The reason we traditionally haven't used simplify_gen_unary
for these codes is that it didn't necessarily seem to be a
win to convert things like:
(neg:V (vec_duplicate:V (reg:S R)))
to:
(vec_duplicate:V (neg:S (reg:S R)))
The first might be done entirely in vector registers while the
second might need a move between register files.
However, there also cases where promoting the vec_duplicate is
more efficient, and there is definite value in having a canonical
form when matching instruction patterns. We should consider
extending the simplify_gen_unary code above to more cases. */
temp = simplify_unary_operation (code, GET_MODE_INNER (mode),
elt, GET_MODE_INNER (GET_MODE (op)));
if (temp)
return gen_vec_duplicate (mode, temp);
}
return 0;
}
/* Try to compute the value of a unary operation CODE whose output mode is to
be MODE with input operand OP whose mode was originally OP_MODE.
Return zero if the value cannot be computed. */
rtx
simplify_const_unary_operation (enum rtx_code code, machine_mode mode,
rtx op, machine_mode op_mode)
{
scalar_int_mode result_mode;
if (code == VEC_DUPLICATE)
{
gcc_assert (VECTOR_MODE_P (mode));
if (GET_MODE (op) != VOIDmode)
{
if (!VECTOR_MODE_P (GET_MODE (op)))
gcc_assert (GET_MODE_INNER (mode) == GET_MODE (op));
else
gcc_assert (GET_MODE_INNER (mode) == GET_MODE_INNER
(GET_MODE (op)));
}
if (CONST_SCALAR_INT_P (op) || CONST_DOUBLE_AS_FLOAT_P (op))
return gen_const_vec_duplicate (mode, op);
if (GET_CODE (op) == CONST_VECTOR
&& (CONST_VECTOR_DUPLICATE_P (op)
|| CONST_VECTOR_NUNITS (op).is_constant ()))
{
unsigned int npatterns = (CONST_VECTOR_DUPLICATE_P (op)
? CONST_VECTOR_NPATTERNS (op)
: CONST_VECTOR_NUNITS (op).to_constant ());
gcc_assert (multiple_p (GET_MODE_NUNITS (mode), npatterns));
rtx_vector_builder builder (mode, npatterns, 1);
for (unsigned i = 0; i < npatterns; i++)
builder.quick_push (CONST_VECTOR_ELT (op, i));
return builder.build ();
}
}
if (VECTOR_MODE_P (mode)
&& GET_CODE (op) == CONST_VECTOR
&& known_eq (GET_MODE_NUNITS (mode), CONST_VECTOR_NUNITS (op)))
{
gcc_assert (GET_MODE (op) == op_mode);
rtx_vector_builder builder;
if (!builder.new_unary_operation (mode, op, false))
return 0;
unsigned int count = builder.encoded_nelts ();
for (unsigned int i = 0; i < count; i++)
{
rtx x = simplify_unary_operation (code, GET_MODE_INNER (mode),
CONST_VECTOR_ELT (op, i),
GET_MODE_INNER (op_mode));
if (!x || !valid_for_const_vector_p (mode, x))
return 0;
builder.quick_push (x);
}
return builder.build ();
}
/* The order of these tests is critical so that, for example, we don't
check the wrong mode (input vs. output) for a conversion operation,
such as FIX. At some point, this should be simplified. */
if (code == FLOAT && CONST_SCALAR_INT_P (op))
{
REAL_VALUE_TYPE d;
if (op_mode == VOIDmode)
{
/* CONST_INT have VOIDmode as the mode. We assume that all
the bits of the constant are significant, though, this is
a dangerous assumption as many times CONST_INTs are
created and used with garbage in the bits outside of the
precision of the implied mode of the const_int. */
op_mode = MAX_MODE_INT;
}
real_from_integer (&d, mode, rtx_mode_t (op, op_mode), SIGNED);
/* Avoid the folding if flag_signaling_nans is on and
operand is a signaling NaN. */
if (HONOR_SNANS (mode) && REAL_VALUE_ISSIGNALING_NAN (d))
return 0;
d = real_value_truncate (mode, d);
/* Avoid the folding if flag_rounding_math is on and the
conversion is not exact. */
if (HONOR_SIGN_DEPENDENT_ROUNDING (mode))
{
bool fail = false;
wide_int w = real_to_integer (&d, &fail,
GET_MODE_PRECISION
(as_a (op_mode)));
if (fail || wi::ne_p (w, wide_int (rtx_mode_t (op, op_mode))))
return 0;
}
return const_double_from_real_value (d, mode);
}
else if (code == UNSIGNED_FLOAT && CONST_SCALAR_INT_P (op))
{
REAL_VALUE_TYPE d;
if (op_mode == VOIDmode)
{
/* CONST_INT have VOIDmode as the mode. We assume that all
the bits of the constant are significant, though, this is
a dangerous assumption as many times CONST_INTs are
created and used with garbage in the bits outside of the
precision of the implied mode of the const_int. */
op_mode = MAX_MODE_INT;
}
real_from_integer (&d, mode, rtx_mode_t (op, op_mode), UNSIGNED);
/* Avoid the folding if flag_signaling_nans is on and
operand is a signaling NaN. */
if (HONOR_SNANS (mode) && REAL_VALUE_ISSIGNALING_NAN (d))
return 0;
d = real_value_truncate (mode, d);
/* Avoid the folding if flag_rounding_math is on and the
conversion is not exact. */
if (HONOR_SIGN_DEPENDENT_ROUNDING (mode))
{
bool fail = false;
wide_int w = real_to_integer (&d, &fail,
GET_MODE_PRECISION
(as_a (op_mode)));
if (fail || wi::ne_p (w, wide_int (rtx_mode_t (op, op_mode))))
return 0;
}
return const_double_from_real_value (d, mode);
}
if (CONST_SCALAR_INT_P (op) && is_a (mode, &result_mode))
{
unsigned int width = GET_MODE_PRECISION (result_mode);
if (width > MAX_BITSIZE_MODE_ANY_INT)
return 0;
wide_int result;
scalar_int_mode imode = (op_mode == VOIDmode
? result_mode
: as_a (op_mode));
rtx_mode_t op0 = rtx_mode_t (op, imode);
int int_value;
#if TARGET_SUPPORTS_WIDE_INT == 0
/* This assert keeps the simplification from producing a result
that cannot be represented in a CONST_DOUBLE but a lot of
upstream callers expect that this function never fails to
simplify something and so you if you added this to the test
above the code would die later anyway. If this assert
happens, you just need to make the port support wide int. */
gcc_assert (width <= HOST_BITS_PER_DOUBLE_INT);
#endif
switch (code)
{
case NOT:
result = wi::bit_not (op0);
break;
case NEG:
result = wi::neg (op0);
break;
case ABS:
result = wi::abs (op0);
break;
case FFS:
result = wi::shwi (wi::ffs (op0), result_mode);
break;
case CLZ:
if (wi::ne_p (op0, 0))
int_value = wi::clz (op0);
else if (! CLZ_DEFINED_VALUE_AT_ZERO (imode, int_value))
return NULL_RTX;
result = wi::shwi (int_value, result_mode);
break;
case CLRSB:
result = wi::shwi (wi::clrsb (op0), result_mode);
break;
case CTZ:
if (wi::ne_p (op0, 0))
int_value = wi::ctz (op0);
else if (! CTZ_DEFINED_VALUE_AT_ZERO (imode, int_value))
return NULL_RTX;
result = wi::shwi (int_value, result_mode);
break;
case POPCOUNT:
result = wi::shwi (wi::popcount (op0), result_mode);
break;
case PARITY:
result = wi::shwi (wi::parity (op0), result_mode);
break;
case BSWAP:
result = wi::bswap (op0);
break;
case BITREVERSE:
result = wi::bitreverse (op0);
break;
case TRUNCATE:
case ZERO_EXTEND:
result = wide_int::from (op0, width, UNSIGNED);
break;
case US_TRUNCATE:
case SS_TRUNCATE:
{
signop sgn = code == US_TRUNCATE ? UNSIGNED : SIGNED;
wide_int nmax
= wide_int::from (wi::max_value (width, sgn),
GET_MODE_PRECISION (imode), sgn);
wide_int nmin
= wide_int::from (wi::min_value (width, sgn),
GET_MODE_PRECISION (imode), sgn);
result = wi::min (wi::max (op0, nmin, sgn), nmax, sgn);
result = wide_int::from (result, width, sgn);
break;
}
case SIGN_EXTEND:
result = wide_int::from (op0, width, SIGNED);
break;
case SS_NEG:
if (wi::only_sign_bit_p (op0))
result = wi::max_value (GET_MODE_PRECISION (imode), SIGNED);
else
result = wi::neg (op0);
break;
case SS_ABS:
if (wi::only_sign_bit_p (op0))
result = wi::max_value (GET_MODE_PRECISION (imode), SIGNED);
else
result = wi::abs (op0);
break;
case SQRT:
default:
return 0;
}
return immed_wide_int_const (result, result_mode);
}
else if (CONST_DOUBLE_AS_FLOAT_P (op)
&& SCALAR_FLOAT_MODE_P (mode)
&& SCALAR_FLOAT_MODE_P (GET_MODE (op)))
{
REAL_VALUE_TYPE d = *CONST_DOUBLE_REAL_VALUE (op);
switch (code)
{
case SQRT:
return 0;
case ABS:
d = real_value_abs (&d);
break;
case NEG:
d = real_value_negate (&d);
break;
case FLOAT_TRUNCATE:
/* Don't perform the operation if flag_signaling_nans is on
and the operand is a signaling NaN. */
if (HONOR_SNANS (mode) && REAL_VALUE_ISSIGNALING_NAN (d))
return NULL_RTX;
/* Or if flag_rounding_math is on and the truncation is not
exact. */
if (HONOR_SIGN_DEPENDENT_ROUNDING (mode)
&& !exact_real_truncate (mode, &d))
return NULL_RTX;
d = real_value_truncate (mode, d);
break;
case FLOAT_EXTEND:
/* Don't perform the operation if flag_signaling_nans is on
and the operand is a signaling NaN. */
if (HONOR_SNANS (mode) && REAL_VALUE_ISSIGNALING_NAN (d))
return NULL_RTX;
/* All this does is change the mode, unless changing
mode class. */
if (GET_MODE_CLASS (mode) != GET_MODE_CLASS (GET_MODE (op)))
real_convert (&d, mode, &d);
break;
case FIX:
/* Don't perform the operation if flag_signaling_nans is on
and the operand is a signaling NaN. */
if (HONOR_SNANS (mode) && REAL_VALUE_ISSIGNALING_NAN (d))
return NULL_RTX;
real_arithmetic (&d, FIX_TRUNC_EXPR, &d, NULL);
break;
case NOT:
{
long tmp[4];
int i;
real_to_target (tmp, &d, GET_MODE (op));
for (i = 0; i < 4; i++)
tmp[i] = ~tmp[i];
real_from_target (&d, tmp, mode);
break;
}
default:
gcc_unreachable ();
}
return const_double_from_real_value (d, mode);
}
else if (CONST_DOUBLE_AS_FLOAT_P (op)
&& SCALAR_FLOAT_MODE_P (GET_MODE (op))
&& is_int_mode (mode, &result_mode))
{
unsigned int width = GET_MODE_PRECISION (result_mode);
if (width > MAX_BITSIZE_MODE_ANY_INT)
return 0;
/* Although the overflow semantics of RTL's FIX and UNSIGNED_FIX
operators are intentionally left unspecified (to ease implementation
by target backends), for consistency, this routine implements the
same semantics for constant folding as used by the middle-end. */
/* This was formerly used only for non-IEEE float.
eggert@twinsun.com says it is safe for IEEE also. */
REAL_VALUE_TYPE t;
const REAL_VALUE_TYPE *x = CONST_DOUBLE_REAL_VALUE (op);
wide_int wmax, wmin;
/* This is part of the abi to real_to_integer, but we check
things before making this call. */
bool fail;
switch (code)
{
case FIX:
/* According to IEEE standard, for conversions from floating point to
integer. When a NaN or infinite operand cannot be represented in
the destination format and this cannot otherwise be indicated, the
invalid operation exception shall be signaled. When a numeric
operand would convert to an integer outside the range of the
destination format, the invalid operation exception shall be
signaled if this situation cannot otherwise be indicated. */
if (REAL_VALUE_ISNAN (*x))
return flag_trapping_math ? NULL_RTX : const0_rtx;
if (REAL_VALUE_ISINF (*x) && flag_trapping_math)
return NULL_RTX;
/* Test against the signed upper bound. */
wmax = wi::max_value (width, SIGNED);
real_from_integer (&t, VOIDmode, wmax, SIGNED);
if (real_less (&t, x))
return (flag_trapping_math
? NULL_RTX : immed_wide_int_const (wmax, mode));
/* Test against the signed lower bound. */
wmin = wi::min_value (width, SIGNED);
real_from_integer (&t, VOIDmode, wmin, SIGNED);
if (real_less (x, &t))
return immed_wide_int_const (wmin, mode);
return immed_wide_int_const (real_to_integer (x, &fail, width),
mode);
case UNSIGNED_FIX:
if (REAL_VALUE_ISNAN (*x) || REAL_VALUE_NEGATIVE (*x))
return flag_trapping_math ? NULL_RTX : const0_rtx;
if (REAL_VALUE_ISINF (*x) && flag_trapping_math)
return NULL_RTX;
/* Test against the unsigned upper bound. */
wmax = wi::max_value (width, UNSIGNED);
real_from_integer (&t, VOIDmode, wmax, UNSIGNED);
if (real_less (&t, x))
return (flag_trapping_math
? NULL_RTX : immed_wide_int_const (wmax, mode));
return immed_wide_int_const (real_to_integer (x, &fail, width),
mode);
default:
gcc_unreachable ();
}
}
/* Handle polynomial integers. */
else if (CONST_POLY_INT_P (op))
{
poly_wide_int result;
switch (code)
{
case NEG:
result = -const_poly_int_value (op);
break;
case NOT:
result = ~const_poly_int_value (op);
break;
default:
return NULL_RTX;
}
return immed_wide_int_const (result, mode);
}
return NULL_RTX;
}
/* Subroutine of simplify_binary_operation to simplify a binary operation
CODE that can commute with byte swapping, with result mode MODE and
operating on OP0 and OP1. CODE is currently one of AND, IOR or XOR.
Return zero if no simplification or canonicalization is possible. */
rtx
simplify_context::simplify_byte_swapping_operation (rtx_code code,
machine_mode mode,
rtx op0, rtx op1)
{
rtx tem;
/* (op (bswap x) C1)) -> (bswap (op x C2)) with C2 swapped. */
if (GET_CODE (op0) == BSWAP && CONST_SCALAR_INT_P (op1))
{
tem = simplify_gen_binary (code, mode, XEXP (op0, 0),
simplify_gen_unary (BSWAP, mode, op1, mode));
return simplify_gen_unary (BSWAP, mode, tem, mode);
}
/* (op (bswap x) (bswap y)) -> (bswap (op x y)). */
if (GET_CODE (op0) == BSWAP && GET_CODE (op1) == BSWAP)
{
tem = simplify_gen_binary (code, mode, XEXP (op0, 0), XEXP (op1, 0));
return simplify_gen_unary (BSWAP, mode, tem, mode);
}
return NULL_RTX;
}
/* Subroutine of simplify_binary_operation to simplify a commutative,
associative binary operation CODE with result mode MODE, operating
on OP0 and OP1. CODE is currently one of PLUS, MULT, AND, IOR, XOR,
SMIN, SMAX, UMIN or UMAX. Return zero if no simplification or
canonicalization is possible. */
rtx
simplify_context::simplify_associative_operation (rtx_code code,
machine_mode mode,
rtx op0, rtx op1)
{
rtx tem;
/* Normally expressions simplified by simplify-rtx.cc are combined
at most from a few machine instructions and therefore the
expressions should be fairly small. During var-tracking
we can see arbitrarily large expressions though and reassociating
those can be quadratic, so punt after encountering max_assoc_count
simplify_associative_operation calls during outermost simplify_*
call. */
if (++assoc_count >= max_assoc_count)
return NULL_RTX;
/* Linearize the operator to the left. */
if (GET_CODE (op1) == code)
{
/* "(a op b) op (c op d)" becomes "((a op b) op c) op d)". */
if (GET_CODE (op0) == code)
{
tem = simplify_gen_binary (code, mode, op0, XEXP (op1, 0));
return simplify_gen_binary (code, mode, tem, XEXP (op1, 1));
}
/* "a op (b op c)" becomes "(b op c) op a". */
if (! swap_commutative_operands_p (op1, op0))
return simplify_gen_binary (code, mode, op1, op0);
std::swap (op0, op1);
}
if (GET_CODE (op0) == code)
{
/* Canonicalize "(x op c) op y" as "(x op y) op c". */
if (swap_commutative_operands_p (XEXP (op0, 1), op1))
{
tem = simplify_gen_binary (code, mode, XEXP (op0, 0), op1);
return simplify_gen_binary (code, mode, tem, XEXP (op0, 1));
}
/* Attempt to simplify "(a op b) op c" as "a op (b op c)". */
tem = simplify_binary_operation (code, mode, XEXP (op0, 1), op1);
if (tem != 0)
return simplify_gen_binary (code, mode, XEXP (op0, 0), tem);
/* Attempt to simplify "(a op b) op c" as "(a op c) op b". */
tem = simplify_binary_operation (code, mode, XEXP (op0, 0), op1);
if (tem != 0)
return simplify_gen_binary (code, mode, tem, XEXP (op0, 1));
}
return 0;
}
/* Return a mask describing the COMPARISON. */
static int
comparison_to_mask (enum rtx_code comparison)
{
switch (comparison)
{
case LT:
return 8;
case GT:
return 4;
case EQ:
return 2;
case UNORDERED:
return 1;
case LTGT:
return 12;
case LE:
return 10;
case GE:
return 6;
case UNLT:
return 9;
case UNGT:
return 5;
case UNEQ:
return 3;
case ORDERED:
return 14;
case NE:
return 13;
case UNLE:
return 11;
case UNGE:
return 7;
default:
gcc_unreachable ();
}
}
/* Return a comparison corresponding to the MASK. */
static enum rtx_code
mask_to_comparison (int mask)
{
switch (mask)
{
case 8:
return LT;
case 4:
return GT;
case 2:
return EQ;
case 1:
return UNORDERED;
case 12:
return LTGT;
case 10:
return LE;
case 6:
return GE;
case 9:
return UNLT;
case 5:
return UNGT;
case 3:
return UNEQ;
case 14:
return ORDERED;
case 13:
return NE;
case 11:
return UNLE;
case 7:
return UNGE;
default:
gcc_unreachable ();
}
}
/* Return true if CODE is valid for comparisons of mode MODE, false
otherwise.
It is always safe to return false, even if the code was valid for the
given mode as that will merely suppress optimizations. */
static bool
comparison_code_valid_for_mode (enum rtx_code code, enum machine_mode mode)
{
switch (code)
{
/* These are valid for integral, floating and vector modes. */
case NE:
case EQ:
case GE:
case GT:
case LE:
case LT:
return (INTEGRAL_MODE_P (mode)
|| FLOAT_MODE_P (mode)
|| VECTOR_MODE_P (mode));
/* These are valid for floating point modes. */
case LTGT:
case UNORDERED:
case ORDERED:
case UNEQ:
case UNGE:
case UNGT:
case UNLE:
case UNLT:
return FLOAT_MODE_P (mode);
/* These are filtered out in simplify_logical_operation, but
we check for them too as a matter of safety. They are valid
for integral and vector modes. */
case GEU:
case GTU:
case LEU:
case LTU:
return INTEGRAL_MODE_P (mode) || VECTOR_MODE_P (mode);
default:
gcc_unreachable ();
}
}
/* Canonicalize RES, a scalar const0_rtx/const_true_rtx to the right
false/true value of comparison with MODE where comparison operands
have CMP_MODE. */
static rtx
relational_result (machine_mode mode, machine_mode cmp_mode, rtx res)
{
if (SCALAR_FLOAT_MODE_P (mode))
{
if (res == const0_rtx)
return CONST0_RTX (mode);
#ifdef FLOAT_STORE_FLAG_VALUE
REAL_VALUE_TYPE val = FLOAT_STORE_FLAG_VALUE (mode);
return const_double_from_real_value (val, mode);
#else
return NULL_RTX;
#endif
}
if (VECTOR_MODE_P (mode))
{
if (res == const0_rtx)
return CONST0_RTX (mode);
#ifdef VECTOR_STORE_FLAG_VALUE
rtx val = VECTOR_STORE_FLAG_VALUE (mode);
if (val == NULL_RTX)
return NULL_RTX;
if (val == const1_rtx)
return CONST1_RTX (mode);
return gen_const_vec_duplicate (mode, val);
#else
return NULL_RTX;
#endif
}
/* For vector comparison with scalar int result, it is unknown
if the target means here a comparison into an integral bitmask,
or comparison where all comparisons true mean const_true_rtx
whole result, or where any comparisons true mean const_true_rtx
whole result. For const0_rtx all the cases are the same. */
if (VECTOR_MODE_P (cmp_mode)
&& SCALAR_INT_MODE_P (mode)
&& res == const_true_rtx)
return NULL_RTX;
return res;
}
/* Simplify a logical operation CODE with result mode MODE, operating on OP0
and OP1, which should be both relational operations. Return 0 if no such
simplification is possible. */
rtx
simplify_context::simplify_logical_relational_operation (rtx_code code,
machine_mode mode,
rtx op0, rtx op1)
{
/* We only handle IOR of two relational operations. */
if (code != IOR)
return 0;
if (!(COMPARISON_P (op0) && COMPARISON_P (op1)))
return 0;
if (!(rtx_equal_p (XEXP (op0, 0), XEXP (op1, 0))
&& rtx_equal_p (XEXP (op0, 1), XEXP (op1, 1))))
return 0;
enum rtx_code code0 = GET_CODE (op0);
enum rtx_code code1 = GET_CODE (op1);
/* We don't handle unsigned comparisons currently. */
if (code0 == LTU || code0 == GTU || code0 == LEU || code0 == GEU)
return 0;
if (code1 == LTU || code1 == GTU || code1 == LEU || code1 == GEU)
return 0;
int mask0 = comparison_to_mask (code0);
int mask1 = comparison_to_mask (code1);
int mask = mask0 | mask1;
if (mask == 15)
return relational_result (mode, GET_MODE (op0), const_true_rtx);
code = mask_to_comparison (mask);
/* Many comparison codes are only valid for certain mode classes. */
if (!comparison_code_valid_for_mode (code, mode))
return 0;
op0 = XEXP (op1, 0);
op1 = XEXP (op1, 1);
return simplify_gen_relational (code, mode, VOIDmode, op0, op1);
}
/* Simplify a binary operation CODE with result mode MODE, operating on OP0
and OP1. Return 0 if no simplification is possible.
Don't use this for relational operations such as EQ or LT.
Use simplify_relational_operation instead. */
rtx
simplify_context::simplify_binary_operation (rtx_code code, machine_mode mode,
rtx op0, rtx op1)
{
rtx trueop0, trueop1;
rtx tem;
/* Relational operations don't work here. We must know the mode
of the operands in order to do the comparison correctly.
Assuming a full word can give incorrect results.
Consider comparing 128 with -128 in QImode. */
gcc_assert (GET_RTX_CLASS (code) != RTX_COMPARE);
gcc_assert (GET_RTX_CLASS (code) != RTX_COMM_COMPARE);
/* Make sure the constant is second. */
if (GET_RTX_CLASS (code) == RTX_COMM_ARITH
&& swap_commutative_operands_p (op0, op1))
std::swap (op0, op1);
trueop0 = avoid_constant_pool_reference (op0);
trueop1 = avoid_constant_pool_reference (op1);
tem = simplify_const_binary_operation (code, mode, trueop0, trueop1);
if (tem)
return tem;
tem = simplify_binary_operation_1 (code, mode, op0, op1, trueop0, trueop1);
if (tem)
return tem;
/* If the above steps did not result in a simplification and op0 or op1
were constant pool references, use the referenced constants directly. */
if (trueop0 != op0 || trueop1 != op1)
return simplify_gen_binary (code, mode, trueop0, trueop1);
return NULL_RTX;
}
/* Subroutine of simplify_binary_operation_1 that looks for cases in
which OP0 and OP1 are both vector series or vector duplicates
(which are really just series with a step of 0). If so, try to
form a new series by applying CODE to the bases and to the steps.
Return null if no simplification is possible.
MODE is the mode of the operation and is known to be a vector
integer mode. */
rtx
simplify_context::simplify_binary_operation_series (rtx_code code,
machine_mode mode,
rtx op0, rtx op1)
{
rtx base0, step0;
if (vec_duplicate_p (op0, &base0))
step0 = const0_rtx;
else if (!vec_series_p (op0, &base0, &step0))
return NULL_RTX;
rtx base1, step1;
if (vec_duplicate_p (op1, &base1))
step1 = const0_rtx;
else if (!vec_series_p (op1, &base1, &step1))
return NULL_RTX;
/* Only create a new series if we can simplify both parts. In other
cases this isn't really a simplification, and it's not necessarily
a win to replace a vector operation with a scalar operation. */
scalar_mode inner_mode = GET_MODE_INNER (mode);
rtx new_base = simplify_binary_operation (code, inner_mode, base0, base1);
if (!new_base)
return NULL_RTX;
rtx new_step = simplify_binary_operation (code, inner_mode, step0, step1);
if (!new_step)
return NULL_RTX;
return gen_vec_series (mode, new_base, new_step);
}
/* Subroutine of simplify_binary_operation_1. Un-distribute a binary
operation CODE with result mode MODE, operating on OP0 and OP1.
e.g. simplify (xor (and A C) (and (B C)) to (and (xor (A B) C).
Returns NULL_RTX if no simplification is possible. */
rtx
simplify_context::simplify_distributive_operation (rtx_code code,
machine_mode mode,
rtx op0, rtx op1)
{
enum rtx_code op = GET_CODE (op0);
gcc_assert (GET_CODE (op1) == op);
if (rtx_equal_p (XEXP (op0, 1), XEXP (op1, 1))
&& ! side_effects_p (XEXP (op0, 1)))
return simplify_gen_binary (op, mode,
simplify_gen_binary (code, mode,
XEXP (op0, 0),
XEXP (op1, 0)),
XEXP (op0, 1));
if (GET_RTX_CLASS (op) == RTX_COMM_ARITH)
{
if (rtx_equal_p (XEXP (op0, 0), XEXP (op1, 0))
&& ! side_effects_p (XEXP (op0, 0)))
return simplify_gen_binary (op, mode,
simplify_gen_binary (code, mode,
XEXP (op0, 1),
XEXP (op1, 1)),
XEXP (op0, 0));
if (rtx_equal_p (XEXP (op0, 0), XEXP (op1, 1))
&& ! side_effects_p (XEXP (op0, 0)))
return simplify_gen_binary (op, mode,
simplify_gen_binary (code, mode,
XEXP (op0, 1),
XEXP (op1, 0)),
XEXP (op0, 0));
if (rtx_equal_p (XEXP (op0, 1), XEXP (op1, 0))
&& ! side_effects_p (XEXP (op0, 1)))
return simplify_gen_binary (op, mode,
simplify_gen_binary (code, mode,
XEXP (op0, 0),
XEXP (op1, 1)),
XEXP (op0, 1));
}
return NULL_RTX;
}
/* Return TRUE if a rotate in mode MODE with a constant count in OP1
should be reversed.
If the rotate should not be reversed, return FALSE.
LEFT indicates if this is a rotate left or a rotate right. */
bool
reverse_rotate_by_imm_p (machine_mode mode, unsigned int left, rtx op1)
{
if (!CONST_INT_P (op1))
return false;
/* Some targets may only be able to rotate by a constant
in one direction. So we need to query the optab interface
to see what is possible. */
optab binoptab = left ? rotl_optab : rotr_optab;
optab re_binoptab = left ? rotr_optab : rotl_optab;
enum insn_code icode = optab_handler (binoptab, mode);
enum insn_code re_icode = optab_handler (re_binoptab, mode);
/* If the target can not support the reversed optab, then there
is nothing to do. */
if (re_icode == CODE_FOR_nothing)
return false;
/* If the target does not support the requested rotate-by-immediate,
then we want to try reversing the rotate. We also want to try
reversing to minimize the count. */
if ((icode == CODE_FOR_nothing)
|| (!insn_operand_matches (icode, 2, op1))
|| (IN_RANGE (INTVAL (op1),
GET_MODE_UNIT_PRECISION (mode) / 2 + left,
GET_MODE_UNIT_PRECISION (mode) - 1)))
return (insn_operand_matches (re_icode, 2, op1));
return false;
}
/* Analyse argument X to see if it represents an (ASHIFT X Y) operation
and return the expression to be shifted in SHIFT_OPND and the shift amount
in SHIFT_AMNT. This is primarily used to group handling of ASHIFT (X, CST)
and (PLUS (X, X)) in one place. If the expression is not equivalent to an
ASHIFT then return FALSE and set SHIFT_OPND and SHIFT_AMNT to NULL. */
static bool
extract_ashift_operands_p (rtx x, rtx *shift_opnd, rtx *shift_amnt)
{
if (GET_CODE (x) == ASHIFT)
{
*shift_opnd = XEXP (x, 0);
*shift_amnt = XEXP (x, 1);
return true;
}
if (GET_CODE (x) == PLUS && rtx_equal_p (XEXP (x, 0), XEXP (x, 1)))
{
*shift_opnd = XEXP (x, 0);
*shift_amnt = CONST1_RTX (GET_MODE (x));
return true;
}
*shift_opnd = NULL_RTX;
*shift_amnt = NULL_RTX;
return false;
}
/* OP0 and OP1 are combined under an operation of mode MODE that can
potentially result in a ROTATE expression. Analyze the OP0 and OP1
and return the resulting ROTATE expression if so. Return NULL otherwise.
This is used in detecting the patterns (X << C1) [+,|,^] (X >> C2) where
C1 + C2 == GET_MODE_UNIT_PRECISION (mode).
(X << C1) and (C >> C2) would be OP0 and OP1. */
static rtx
simplify_rotate_op (rtx op0, rtx op1, machine_mode mode)
{
/* Convert (ior (ashift A CX) (lshiftrt A CY)) where CX+CY equals the
mode size to (rotate A CX). */
rtx opleft = op0;
rtx opright = op1;
rtx ashift_opnd, ashift_amnt;
/* In some cases the ASHIFT is not a direct ASHIFT. Look deeper and extract
the relevant operands here. */
bool ashift_op_p
= extract_ashift_operands_p (op1, &ashift_opnd, &ashift_amnt);
if (ashift_op_p
|| GET_CODE (op1) == SUBREG)
{
opleft = op1;
opright = op0;
}
else
{
opright = op1;
opleft = op0;
ashift_op_p
= extract_ashift_operands_p (opleft, &ashift_opnd, &ashift_amnt);
}
if (ashift_op_p && GET_CODE (opright) == LSHIFTRT
&& rtx_equal_p (ashift_opnd, XEXP (opright, 0)))
{
rtx leftcst = unwrap_const_vec_duplicate (ashift_amnt);
rtx rightcst = unwrap_const_vec_duplicate (XEXP (opright, 1));
if (CONST_INT_P (leftcst) && CONST_INT_P (rightcst)
&& (INTVAL (leftcst) + INTVAL (rightcst)
== GET_MODE_UNIT_PRECISION (mode)))
return gen_rtx_ROTATE (mode, XEXP (opright, 0), ashift_amnt);
}
/* Same, but for ashift that has been "simplified" to a wider mode
by simplify_shift_const. */
scalar_int_mode int_mode, inner_mode;
if (GET_CODE (opleft) == SUBREG
&& is_a (mode, &int_mode)
&& is_a (GET_MODE (SUBREG_REG (opleft)),
&inner_mode)
&& GET_CODE (SUBREG_REG (opleft)) == ASHIFT
&& GET_CODE (opright) == LSHIFTRT
&& GET_CODE (XEXP (opright, 0)) == SUBREG
&& known_eq (SUBREG_BYTE (opleft), SUBREG_BYTE (XEXP (opright, 0)))
&& GET_MODE_SIZE (int_mode) < GET_MODE_SIZE (inner_mode)
&& rtx_equal_p (XEXP (SUBREG_REG (opleft), 0),
SUBREG_REG (XEXP (opright, 0)))
&& CONST_INT_P (XEXP (SUBREG_REG (opleft), 1))
&& CONST_INT_P (XEXP (opright, 1))
&& (INTVAL (XEXP (SUBREG_REG (opleft), 1))
+ INTVAL (XEXP (opright, 1))
== GET_MODE_PRECISION (int_mode)))
return gen_rtx_ROTATE (int_mode, XEXP (opright, 0),
XEXP (SUBREG_REG (opleft), 1));
return NULL_RTX;
}
/* Subroutine of simplify_binary_operation. Simplify a binary operation
CODE with result mode MODE, operating on OP0 and OP1. If OP0 and/or
OP1 are constant pool references, TRUEOP0 and TRUEOP1 represent the
actual constants. */
rtx
simplify_context::simplify_binary_operation_1 (rtx_code code,
machine_mode mode,
rtx op0, rtx op1,
rtx trueop0, rtx trueop1)
{
rtx tem, reversed, elt0, elt1;
HOST_WIDE_INT val;
scalar_int_mode int_mode, inner_mode;
poly_int64 offset;
/* Even if we can't compute a constant result,
there are some cases worth simplifying. */
switch (code)
{
case PLUS:
/* Maybe simplify x + 0 to x. The two expressions are equivalent
when x is NaN, infinite, or finite and nonzero. They aren't
when x is -0 and the rounding mode is not towards -infinity,
since (-0) + 0 is then 0. */
if (!HONOR_SIGNED_ZEROS (mode) && !HONOR_SNANS (mode)
&& trueop1 == CONST0_RTX (mode))
return op0;
/* ((-a) + b) -> (b - a) and similarly for (a + (-b)). These
transformations are safe even for IEEE. */
if (GET_CODE (op0) == NEG)
return simplify_gen_binary (MINUS, mode, op1, XEXP (op0, 0));
else if (GET_CODE (op1) == NEG)
return simplify_gen_binary (MINUS, mode, op0, XEXP (op1, 0));
/* (~a) + 1 -> -a */
if (INTEGRAL_MODE_P (mode)
&& GET_CODE (op0) == NOT
&& trueop1 == const1_rtx)
return simplify_gen_unary (NEG, mode, XEXP (op0, 0), mode);
/* Handle both-operands-constant cases. We can only add
CONST_INTs to constants since the sum of relocatable symbols
can't be handled by most assemblers. Don't add CONST_INT
to CONST_INT since overflow won't be computed properly if wider
than HOST_BITS_PER_WIDE_INT. */
if ((GET_CODE (op0) == CONST
|| GET_CODE (op0) == SYMBOL_REF
|| GET_CODE (op0) == LABEL_REF)
&& poly_int_rtx_p (op1, &offset))
return plus_constant (mode, op0, offset);
else if ((GET_CODE (op1) == CONST
|| GET_CODE (op1) == SYMBOL_REF
|| GET_CODE (op1) == LABEL_REF)
&& poly_int_rtx_p (op0, &offset))
return plus_constant (mode, op1, offset);
/* See if this is something like X * C - X or vice versa or
if the multiplication is written as a shift. If so, we can
distribute and make a new multiply, shift, or maybe just
have X (if C is 2 in the example above). But don't make
something more expensive than we had before. */
if (is_a (mode, &int_mode))
{
rtx lhs = op0, rhs = op1;
wide_int coeff0 = wi::one (GET_MODE_PRECISION (int_mode));
wide_int coeff1 = wi::one (GET_MODE_PRECISION (int_mode));
if (GET_CODE (lhs) == NEG)
{
coeff0 = wi::minus_one (GET_MODE_PRECISION (int_mode));
lhs = XEXP (lhs, 0);
}
else if (GET_CODE (lhs) == MULT
&& CONST_SCALAR_INT_P (XEXP (lhs, 1)))
{
coeff0 = rtx_mode_t (XEXP (lhs, 1), int_mode);
lhs = XEXP (lhs, 0);
}
else if (GET_CODE (lhs) == ASHIFT
&& CONST_INT_P (XEXP (lhs, 1))
&& INTVAL (XEXP (lhs, 1)) >= 0
&& INTVAL (XEXP (lhs, 1)) < GET_MODE_PRECISION (int_mode))
{
coeff0 = wi::set_bit_in_zero (INTVAL (XEXP (lhs, 1)),
GET_MODE_PRECISION (int_mode));
lhs = XEXP (lhs, 0);
}
if (GET_CODE (rhs) == NEG)
{
coeff1 = wi::minus_one (GET_MODE_PRECISION (int_mode));
rhs = XEXP (rhs, 0);
}
else if (GET_CODE (rhs) == MULT
&& CONST_INT_P (XEXP (rhs, 1)))
{
coeff1 = rtx_mode_t (XEXP (rhs, 1), int_mode);
rhs = XEXP (rhs, 0);
}
else if (GET_CODE (rhs) == ASHIFT
&& CONST_INT_P (XEXP (rhs, 1))
&& INTVAL (XEXP (rhs, 1)) >= 0
&& INTVAL (XEXP (rhs, 1)) < GET_MODE_PRECISION (int_mode))
{
coeff1 = wi::set_bit_in_zero (INTVAL (XEXP (rhs, 1)),
GET_MODE_PRECISION (int_mode));
rhs = XEXP (rhs, 0);
}
if (rtx_equal_p (lhs, rhs))
{
rtx orig = gen_rtx_PLUS (int_mode, op0, op1);
rtx coeff;
bool speed = optimize_function_for_speed_p (cfun);
coeff = immed_wide_int_const (coeff0 + coeff1, int_mode);
tem = simplify_gen_binary (MULT, int_mode, lhs, coeff);
return (set_src_cost (tem, int_mode, speed)
<= set_src_cost (orig, int_mode, speed) ? tem : 0);
}
/* Optimize (X - 1) * Y + Y to X * Y. */
lhs = op0;
rhs = op1;
if (GET_CODE (op0) == MULT)
{
if (((GET_CODE (XEXP (op0, 0)) == PLUS
&& XEXP (XEXP (op0, 0), 1) == constm1_rtx)
|| (GET_CODE (XEXP (op0, 0)) == MINUS
&& XEXP (XEXP (op0, 0), 1) == const1_rtx))
&& rtx_equal_p (XEXP (op0, 1), op1))
lhs = XEXP (XEXP (op0, 0), 0);
else if (((GET_CODE (XEXP (op0, 1)) == PLUS
&& XEXP (XEXP (op0, 1), 1) == constm1_rtx)
|| (GET_CODE (XEXP (op0, 1)) == MINUS
&& XEXP (XEXP (op0, 1), 1) == const1_rtx))
&& rtx_equal_p (XEXP (op0, 0), op1))
lhs = XEXP (XEXP (op0, 1), 0);
}
else if (GET_CODE (op1) == MULT)
{
if (((GET_CODE (XEXP (op1, 0)) == PLUS
&& XEXP (XEXP (op1, 0), 1) == constm1_rtx)
|| (GET_CODE (XEXP (op1, 0)) == MINUS
&& XEXP (XEXP (op1, 0), 1) == const1_rtx))
&& rtx_equal_p (XEXP (op1, 1), op0))
rhs = XEXP (XEXP (op1, 0), 0);
else if (((GET_CODE (XEXP (op1, 1)) == PLUS
&& XEXP (XEXP (op1, 1), 1) == constm1_rtx)
|| (GET_CODE (XEXP (op1, 1)) == MINUS
&& XEXP (XEXP (op1, 1), 1) == const1_rtx))
&& rtx_equal_p (XEXP (op1, 0), op0))
rhs = XEXP (XEXP (op1, 1), 0);
}
if (lhs != op0 || rhs != op1)
return simplify_gen_binary (MULT, int_mode, lhs, rhs);
}
/* (plus (xor X C1) C2) is (xor X (C1^C2)) if C2 is signbit. */
if (CONST_SCALAR_INT_P (op1)
&& GET_CODE (op0) == XOR
&& CONST_SCALAR_INT_P (XEXP (op0, 1))
&& mode_signbit_p (mode, op1))
return simplify_gen_binary (XOR, mode, XEXP (op0, 0),
simplify_gen_binary (XOR, mode, op1,
XEXP (op0, 1)));
/* (plus (xor X C1) C2) is (xor X (C1^C2)) if X is either 0 or 1 and
2 * ((X ^ C1) & C2) == 0; based on A + B == A ^ B + 2 * (A & B). */
if (CONST_SCALAR_INT_P (op1)
&& GET_CODE (op0) == XOR
&& CONST_SCALAR_INT_P (XEXP (op0, 1))
&& nonzero_bits (XEXP (op0, 0), mode) == 1
&& 2 * (INTVAL (XEXP (op0, 1)) & INTVAL (op1)) == 0
&& 2 * ((1 ^ INTVAL (XEXP (op0, 1))) & INTVAL (op1)) == 0)
return simplify_gen_binary (XOR, mode, XEXP (op0, 0),
simplify_gen_binary (XOR, mode, op1,
XEXP (op0, 1)));
/* Canonicalize (plus (mult (neg B) C) A) to (minus A (mult B C)). */
if (!HONOR_SIGN_DEPENDENT_ROUNDING (mode)
&& GET_CODE (op0) == MULT
&& GET_CODE (XEXP (op0, 0)) == NEG)
{
rtx in1, in2;
in1 = XEXP (XEXP (op0, 0), 0);
in2 = XEXP (op0, 1);
return simplify_gen_binary (MINUS, mode, op1,
simplify_gen_binary (MULT, mode,
in1, in2));
}
/* (plus (comparison A B) C) can become (neg (rev-comp A B)) if
C is 1 and STORE_FLAG_VALUE is -1 or if C is -1 and STORE_FLAG_VALUE
is 1. */
if (COMPARISON_P (op0)
&& ((STORE_FLAG_VALUE == -1 && trueop1 == const1_rtx)
|| (STORE_FLAG_VALUE == 1 && trueop1 == constm1_rtx))
&& (reversed = reversed_comparison (op0, mode)))
return
simplify_gen_unary (NEG, mode, reversed, mode);
/* Convert (plus (ashift A CX) (lshiftrt A CY)) where CX+CY equals the
mode size to (rotate A CX). */
if ((tem = simplify_rotate_op (op0, op1, mode)))
return tem;
/* If one of the operands is a PLUS or a MINUS, see if we can
simplify this by the associative law.
Don't use the associative law for floating point.
The inaccuracy makes it nonassociative,
and subtle programs can break if operations are associated. */
if (INTEGRAL_MODE_P (mode)
&& (plus_minus_operand_p (op0)
|| plus_minus_operand_p (op1))
&& (tem = simplify_plus_minus (code, mode, op0, op1)) != 0)
return tem;
/* Reassociate floating point addition only when the user
specifies associative math operations. */
if (FLOAT_MODE_P (mode)
&& flag_associative_math)
{
tem = simplify_associative_operation (code, mode, op0, op1);
if (tem)
return tem;
}
/* Handle vector series. */
if (GET_MODE_CLASS (mode) == MODE_VECTOR_INT)
{
tem = simplify_binary_operation_series (code, mode, op0, op1);
if (tem)
return tem;
}
break;
case COMPARE:
/* Convert (compare (gt (flags) 0) (lt (flags) 0)) to (flags). */
if (((GET_CODE (op0) == GT && GET_CODE (op1) == LT)
|| (GET_CODE (op0) == GTU && GET_CODE (op1) == LTU))
&& XEXP (op0, 1) == const0_rtx && XEXP (op1, 1) == const0_rtx)
{
rtx xop00 = XEXP (op0, 0);
rtx xop10 = XEXP (op1, 0);
if (REG_P (xop00) && REG_P (xop10)
&& REGNO (xop00) == REGNO (xop10)
&& GET_MODE (xop00) == mode
&& GET_MODE (xop10) == mode
&& GET_MODE_CLASS (mode) == MODE_CC)
return xop00;
}
break;
case MINUS:
/* We can't assume x-x is 0 even with non-IEEE floating point,
but since it is zero except in very strange circumstances, we
will treat it as zero with -ffinite-math-only. */
if (rtx_equal_p (trueop0, trueop1)
&& ! side_effects_p (op0)
&& (!FLOAT_MODE_P (mode) || !HONOR_NANS (mode)))
return CONST0_RTX (mode);
/* Change subtraction from zero into negation. (0 - x) is the
same as -x when x is NaN, infinite, or finite and nonzero.
But if the mode has signed zeros, and does not round towards
-infinity, then 0 - 0 is 0, not -0. */
if (!HONOR_SIGNED_ZEROS (mode) && trueop0 == CONST0_RTX (mode))
return simplify_gen_unary (NEG, mode, op1, mode);
/* (-1 - a) is ~a, unless the expression contains symbolic
constants, in which case not retaining additions and
subtractions could cause invalid assembly to be produced. */
if (trueop0 == CONSTM1_RTX (mode)
&& !contains_symbolic_reference_p (op1))
return simplify_gen_unary (NOT, mode, op1, mode);
/* Subtracting 0 has no effect unless the mode has signalling NaNs,
or has signed zeros and supports rounding towards -infinity.
In such a case, 0 - 0 is -0. */
if (!(HONOR_SIGNED_ZEROS (mode)
&& HONOR_SIGN_DEPENDENT_ROUNDING (mode))
&& !HONOR_SNANS (mode)
&& trueop1 == CONST0_RTX (mode))
return op0;
/* See if this is something like X * C - X or vice versa or
if the multiplication is written as a shift. If so, we can
distribute and make a new multiply, shift, or maybe just
have X (if C is 2 in the example above). But don't make
something more expensive than we had before. */
if (is_a (mode, &int_mode))
{
rtx lhs = op0, rhs = op1;
wide_int coeff0 = wi::one (GET_MODE_PRECISION (int_mode));
wide_int negcoeff1 = wi::minus_one (GET_MODE_PRECISION (int_mode));
if (GET_CODE (lhs) == NEG)
{
coeff0 = wi::minus_one (GET_MODE_PRECISION (int_mode));
lhs = XEXP (lhs, 0);
}
else if (GET_CODE (lhs) == MULT
&& CONST_SCALAR_INT_P (XEXP (lhs, 1)))
{
coeff0 = rtx_mode_t (XEXP (lhs, 1), int_mode);
lhs = XEXP (lhs, 0);
}
else if (GET_CODE (lhs) == ASHIFT
&& CONST_INT_P (XEXP (lhs, 1))
&& INTVAL (XEXP (lhs, 1)) >= 0
&& INTVAL (XEXP (lhs, 1)) < GET_MODE_PRECISION (int_mode))
{
coeff0 = wi::set_bit_in_zero (INTVAL (XEXP (lhs, 1)),
GET_MODE_PRECISION (int_mode));
lhs = XEXP (lhs, 0);
}
if (GET_CODE (rhs) == NEG)
{
negcoeff1 = wi::one (GET_MODE_PRECISION (int_mode));
rhs = XEXP (rhs, 0);
}
else if (GET_CODE (rhs) == MULT
&& CONST_INT_P (XEXP (rhs, 1)))
{
negcoeff1 = wi::neg (rtx_mode_t (XEXP (rhs, 1), int_mode));
rhs = XEXP (rhs, 0);
}
else if (GET_CODE (rhs) == ASHIFT
&& CONST_INT_P (XEXP (rhs, 1))
&& INTVAL (XEXP (rhs, 1)) >= 0
&& INTVAL (XEXP (rhs, 1)) < GET_MODE_PRECISION (int_mode))
{
negcoeff1 = wi::set_bit_in_zero (INTVAL (XEXP (rhs, 1)),
GET_MODE_PRECISION (int_mode));
negcoeff1 = -negcoeff1;
rhs = XEXP (rhs, 0);
}
if (rtx_equal_p (lhs, rhs))
{
rtx orig = gen_rtx_MINUS (int_mode, op0, op1);
rtx coeff;
bool speed = optimize_function_for_speed_p (cfun);
coeff = immed_wide_int_const (coeff0 + negcoeff1, int_mode);
tem = simplify_gen_binary (MULT, int_mode, lhs, coeff);
return (set_src_cost (tem, int_mode, speed)
<= set_src_cost (orig, int_mode, speed) ? tem : 0);
}
/* Optimize (X + 1) * Y - Y to X * Y. */
lhs = op0;
if (GET_CODE (op0) == MULT)
{
if (((GET_CODE (XEXP (op0, 0)) == PLUS
&& XEXP (XEXP (op0, 0), 1) == const1_rtx)
|| (GET_CODE (XEXP (op0, 0)) == MINUS
&& XEXP (XEXP (op0, 0), 1) == constm1_rtx))
&& rtx_equal_p (XEXP (op0, 1), op1))
lhs = XEXP (XEXP (op0, 0), 0);
else if (((GET_CODE (XEXP (op0, 1)) == PLUS
&& XEXP (XEXP (op0, 1), 1) == const1_rtx)
|| (GET_CODE (XEXP (op0, 1)) == MINUS
&& XEXP (XEXP (op0, 1), 1) == constm1_rtx))
&& rtx_equal_p (XEXP (op0, 0), op1))
lhs = XEXP (XEXP (op0, 1), 0);
}
if (lhs != op0)
return simplify_gen_binary (MULT, int_mode, lhs, op1);
}
/* (a - (-b)) -> (a + b). True even for IEEE. */
if (GET_CODE (op1) == NEG)
return simplify_gen_binary (PLUS, mode, op0, XEXP (op1, 0));
/* (-x - c) may be simplified as (-c - x). */
if (GET_CODE (op0) == NEG
&& (CONST_SCALAR_INT_P (op1) || CONST_DOUBLE_AS_FLOAT_P (op1)))
{
tem = simplify_unary_operation (NEG, mode, op1, mode);
if (tem)
return simplify_gen_binary (MINUS, mode, tem, XEXP (op0, 0));
}
if ((GET_CODE (op0) == CONST
|| GET_CODE (op0) == SYMBOL_REF
|| GET_CODE (op0) == LABEL_REF)
&& poly_int_rtx_p (op1, &offset))
return plus_constant (mode, op0, trunc_int_for_mode (-offset, mode));
/* Don't let a relocatable value get a negative coeff. */
if (poly_int_rtx_p (op1) && GET_MODE (op0) != VOIDmode)
return simplify_gen_binary (PLUS, mode,
op0,
neg_poly_int_rtx (mode, op1));
/* (x - (x & y)) -> (x & ~y) */
if (INTEGRAL_MODE_P (mode) && GET_CODE (op1) == AND)
{
if (rtx_equal_p (op0, XEXP (op1, 0)))
{
tem = simplify_gen_unary (NOT, mode, XEXP (op1, 1),
GET_MODE (XEXP (op1, 1)));
return simplify_gen_binary (AND, mode, op0, tem);
}
if (rtx_equal_p (op0, XEXP (op1, 1)))
{
tem = simplify_gen_unary (NOT, mode, XEXP (op1, 0),
GET_MODE (XEXP (op1, 0)));
return simplify_gen_binary (AND, mode, op0, tem);
}
}
/* If STORE_FLAG_VALUE is 1, (minus 1 (comparison foo bar)) can be done
by reversing the comparison code if valid. */
if (STORE_FLAG_VALUE == 1
&& trueop0 == const1_rtx
&& COMPARISON_P (op1)
&& (reversed = reversed_comparison (op1, mode)))
return reversed;
/* Canonicalize (minus A (mult (neg B) C)) to (plus (mult B C) A). */
if (!HONOR_SIGN_DEPENDENT_ROUNDING (mode)
&& GET_CODE (op1) == MULT
&& GET_CODE (XEXP (op1, 0)) == NEG)
{
rtx in1, in2;
in1 = XEXP (XEXP (op1, 0), 0);
in2 = XEXP (op1, 1);
return simplify_gen_binary (PLUS, mode,
simplify_gen_binary (MULT, mode,
in1, in2),
op0);
}
/* Canonicalize (minus (neg A) (mult B C)) to
(minus (mult (neg B) C) A). */
if (!HONOR_SIGN_DEPENDENT_ROUNDING (mode)
&& GET_CODE (op1) == MULT
&& GET_CODE (op0) == NEG)
{
rtx in1, in2;
in1 = simplify_gen_unary (NEG, mode, XEXP (op1, 0), mode);
in2 = XEXP (op1, 1);
return simplify_gen_binary (MINUS, mode,
simplify_gen_binary (MULT, mode,
in1, in2),
XEXP (op0, 0));
}
/* If one of the operands is a PLUS or a MINUS, see if we can
simplify this by the associative law. This will, for example,
canonicalize (minus A (plus B C)) to (minus (minus A B) C).
Don't use the associative law for floating point.
The inaccuracy makes it nonassociative,
and subtle programs can break if operations are associated. */
if (INTEGRAL_MODE_P (mode)
&& (plus_minus_operand_p (op0)
|| plus_minus_operand_p (op1))
&& (tem = simplify_plus_minus (code, mode, op0, op1)) != 0)
return tem;
/* Handle vector series. */
if (GET_MODE_CLASS (mode) == MODE_VECTOR_INT)
{
tem = simplify_binary_operation_series (code, mode, op0, op1);
if (tem)
return tem;
}
break;
case MULT:
if (trueop1 == constm1_rtx)
return simplify_gen_unary (NEG, mode, op0, mode);
if (GET_CODE (op0) == NEG)
{
rtx temp = simplify_unary_operation (NEG, mode, op1, mode);
/* If op1 is a MULT as well and simplify_unary_operation
just moved the NEG to the second operand, simplify_gen_binary
below could through simplify_associative_operation move
the NEG around again and recurse endlessly. */
if (temp
&& GET_CODE (op1) == MULT
&& GET_CODE (temp) == MULT
&& XEXP (op1, 0) == XEXP (temp, 0)
&& GET_CODE (XEXP (temp, 1)) == NEG
&& XEXP (op1, 1) == XEXP (XEXP (temp, 1), 0))
temp = NULL_RTX;
if (temp)
return simplify_gen_binary (MULT, mode, XEXP (op0, 0), temp);
}
if (GET_CODE (op1) == NEG)
{
rtx temp = simplify_unary_operation (NEG, mode, op0, mode);
/* If op0 is a MULT as well and simplify_unary_operation
just moved the NEG to the second operand, simplify_gen_binary
below could through simplify_associative_operation move
the NEG around again and recurse endlessly. */
if (temp
&& GET_CODE (op0) == MULT
&& GET_CODE (temp) == MULT
&& XEXP (op0, 0) == XEXP (temp, 0)
&& GET_CODE (XEXP (temp, 1)) == NEG
&& XEXP (op0, 1) == XEXP (XEXP (temp, 1), 0))
temp = NULL_RTX;
if (temp)
return simplify_gen_binary (MULT, mode, temp, XEXP (op1, 0));
}
/* Maybe simplify x * 0 to 0. The reduction is not valid if
x is NaN, since x * 0 is then also NaN. Nor is it valid
when the mode has signed zeros, since multiplying a negative
number by 0 will give -0, not 0. */
if (!HONOR_NANS (mode)
&& !HONOR_SIGNED_ZEROS (mode)
&& trueop1 == CONST0_RTX (mode)
&& ! side_effects_p (op0))
return op1;
/* In IEEE floating point, x*1 is not equivalent to x for
signalling NaNs. */
if (!HONOR_SNANS (mode)
&& trueop1 == CONST1_RTX (mode))
return op0;
/* Convert multiply by constant power of two into shift. */
if (mem_depth == 0 && CONST_SCALAR_INT_P (trueop1))
{
val = wi::exact_log2 (rtx_mode_t (trueop1, mode));
if (val >= 0)
return simplify_gen_binary (ASHIFT, mode, op0,
gen_int_shift_amount (mode, val));
}
/* x*2 is x+x and x*(-1) is -x */
if (CONST_DOUBLE_AS_FLOAT_P (trueop1)
&& SCALAR_FLOAT_MODE_P (GET_MODE (trueop1))
&& !DECIMAL_FLOAT_MODE_P (GET_MODE (trueop1))
&& GET_MODE (op0) == mode)
{
const REAL_VALUE_TYPE *d1 = CONST_DOUBLE_REAL_VALUE (trueop1);
if (real_equal (d1, &dconst2))
return simplify_gen_binary (PLUS, mode, op0, copy_rtx (op0));
if (!HONOR_SNANS (mode)
&& real_equal (d1, &dconstm1))
return simplify_gen_unary (NEG, mode, op0, mode);
}
/* Optimize -x * -x as x * x. */
if (FLOAT_MODE_P (mode)
&& GET_CODE (op0) == NEG
&& GET_CODE (op1) == NEG
&& rtx_equal_p (XEXP (op0, 0), XEXP (op1, 0))
&& !side_effects_p (XEXP (op0, 0)))
return simplify_gen_binary (MULT, mode, XEXP (op0, 0), XEXP (op1, 0));
/* Likewise, optimize abs(x) * abs(x) as x * x. */
if (SCALAR_FLOAT_MODE_P (mode)
&& GET_CODE (op0) == ABS
&& GET_CODE (op1) == ABS
&& rtx_equal_p (XEXP (op0, 0), XEXP (op1, 0))
&& !side_effects_p (XEXP (op0, 0)))
return simplify_gen_binary (MULT, mode, XEXP (op0, 0), XEXP (op1, 0));
/* Reassociate multiplication, but for floating point MULTs
only when the user specifies unsafe math optimizations. */
if (! FLOAT_MODE_P (mode)
|| flag_unsafe_math_optimizations)
{
tem = simplify_associative_operation (code, mode, op0, op1);
if (tem)
return tem;
}
break;
case IOR:
if (trueop1 == CONST0_RTX (mode))
return op0;
if (INTEGRAL_MODE_P (mode)
&& trueop1 == CONSTM1_RTX (mode)
&& !side_effects_p (op0))
return op1;
if (rtx_equal_p (trueop0, trueop1) && ! side_effects_p (op0))
return op0;
/* A | (~A) -> -1 */
if (((GET_CODE (op0) == NOT && rtx_equal_p (XEXP (op0, 0), op1))
|| (GET_CODE (op1) == NOT && rtx_equal_p (XEXP (op1, 0), op0)))
&& ! side_effects_p (op0)
&& GET_MODE_CLASS (mode) != MODE_CC)
return CONSTM1_RTX (mode);
/* (ior A C) is C if all bits of A that might be nonzero are on in C. */
if (CONST_INT_P (op1)
&& HWI_COMPUTABLE_MODE_P (mode)
&& (nonzero_bits (op0, mode) & ~UINTVAL (op1)) == 0
&& !side_effects_p (op0))
return op1;
/* Canonicalize (X & C1) | C2. */
if (GET_CODE (op0) == AND
&& CONST_INT_P (trueop1)
&& CONST_INT_P (XEXP (op0, 1)))
{
HOST_WIDE_INT mask = GET_MODE_MASK (mode);
HOST_WIDE_INT c1 = INTVAL (XEXP (op0, 1));
HOST_WIDE_INT c2 = INTVAL (trueop1);
/* If (C1&C2) == C1, then (X&C1)|C2 becomes C2. */
if ((c1 & c2) == c1
&& !side_effects_p (XEXP (op0, 0)))
return trueop1;
/* If (C1|C2) == ~0 then (X&C1)|C2 becomes X|C2. */
if (((c1|c2) & mask) == mask)
return simplify_gen_binary (IOR, mode, XEXP (op0, 0), op1);
}
/* Convert (A & B) | A to A. */
if (GET_CODE (op0) == AND
&& (rtx_equal_p (XEXP (op0, 0), op1)
|| rtx_equal_p (XEXP (op0, 1), op1))
&& ! side_effects_p (XEXP (op0, 0))
&& ! side_effects_p (XEXP (op0, 1)))
return op1;
/* Convert (ior (ashift A CX) (lshiftrt A CY)) where CX+CY equals the
mode size to (rotate A CX). */
tem = simplify_rotate_op (op0, op1, mode);
if (tem)
return tem;
/* If OP0 is (ashiftrt (plus ...) C), it might actually be
a (sign_extend (plus ...)). Then check if OP1 is a CONST_INT and
the PLUS does not affect any of the bits in OP1: then we can do
the IOR as a PLUS and we can associate. This is valid if OP1
can be safely shifted left C bits. */
if (CONST_INT_P (trueop1) && GET_CODE (op0) == ASHIFTRT
&& GET_CODE (XEXP (op0, 0)) == PLUS
&& CONST_INT_P (XEXP (XEXP (op0, 0), 1))
&& CONST_INT_P (XEXP (op0, 1))
&& INTVAL (XEXP (op0, 1)) < HOST_BITS_PER_WIDE_INT)
{
int count = INTVAL (XEXP (op0, 1));
HOST_WIDE_INT mask = UINTVAL (trueop1) << count;
if (mask >> count == INTVAL (trueop1)
&& trunc_int_for_mode (mask, mode) == mask
&& (mask & nonzero_bits (XEXP (op0, 0), mode)) == 0)
return simplify_gen_binary (ASHIFTRT, mode,
plus_constant (mode, XEXP (op0, 0),
mask),
XEXP (op0, 1));
}
/* The following happens with bitfield merging.
(X & C) | ((X | Y) & ~C) -> X | (Y & ~C) */
if (GET_CODE (op0) == AND
&& GET_CODE (op1) == AND
&& CONST_INT_P (XEXP (op0, 1))
&& CONST_INT_P (XEXP (op1, 1))
&& (INTVAL (XEXP (op0, 1))
== ~INTVAL (XEXP (op1, 1))))
{
/* The IOR may be on both sides. */
rtx top0 = NULL_RTX, top1 = NULL_RTX;
if (GET_CODE (XEXP (op1, 0)) == IOR)
top0 = op0, top1 = op1;
else if (GET_CODE (XEXP (op0, 0)) == IOR)
top0 = op1, top1 = op0;
if (top0 && top1)
{
/* X may be on either side of the inner IOR. */
rtx tem = NULL_RTX;
if (rtx_equal_p (XEXP (top0, 0),
XEXP (XEXP (top1, 0), 0)))
tem = XEXP (XEXP (top1, 0), 1);
else if (rtx_equal_p (XEXP (top0, 0),
XEXP (XEXP (top1, 0), 1)))
tem = XEXP (XEXP (top1, 0), 0);
if (tem)
return simplify_gen_binary (IOR, mode, XEXP (top0, 0),
simplify_gen_binary
(AND, mode, tem, XEXP (top1, 1)));
}
}
/* Convert (ior (and A C) (and B C)) into (and (ior A B) C). */
if (GET_CODE (op0) == GET_CODE (op1)
&& (GET_CODE (op0) == AND
|| GET_CODE (op0) == IOR
|| GET_CODE (op0) == LSHIFTRT
|| GET_CODE (op0) == ASHIFTRT
|| GET_CODE (op0) == ASHIFT
|| GET_CODE (op0) == ROTATE
|| GET_CODE (op0) == ROTATERT))
{
tem = simplify_distributive_operation (code, mode, op0, op1);
if (tem)
return tem;
}
/* Convert (ior (and (not A) B) A) into A | B. */
if (GET_CODE (op0) == AND
&& GET_CODE (XEXP (op0, 0)) == NOT
&& rtx_equal_p (XEXP (XEXP (op0, 0), 0), op1))
return simplify_gen_binary (IOR, mode, XEXP (op0, 1), op1);
tem = simplify_byte_swapping_operation (code, mode, op0, op1);
if (tem)
return tem;
tem = simplify_associative_operation (code, mode, op0, op1);
if (tem)
return tem;
tem = simplify_logical_relational_operation (code, mode, op0, op1);
if (tem)
return tem;
break;
case XOR:
if (trueop1 == CONST0_RTX (mode))
return op0;
if (INTEGRAL_MODE_P (mode) && trueop1 == CONSTM1_RTX (mode))
return simplify_gen_unary (NOT, mode, op0, mode);
if (rtx_equal_p (trueop0, trueop1)
&& ! side_effects_p (op0)
&& GET_MODE_CLASS (mode) != MODE_CC)
return CONST0_RTX (mode);
/* Canonicalize XOR of the most significant bit to PLUS. */
if (CONST_SCALAR_INT_P (op1)
&& mode_signbit_p (mode, op1))
return simplify_gen_binary (PLUS, mode, op0, op1);
/* (xor (plus X C1) C2) is (xor X (C1^C2)) if C1 is signbit. */
if (CONST_SCALAR_INT_P (op1)
&& GET_CODE (op0) == PLUS
&& CONST_SCALAR_INT_P (XEXP (op0, 1))
&& mode_signbit_p (mode, XEXP (op0, 1)))
return simplify_gen_binary (XOR, mode, XEXP (op0, 0),
simplify_gen_binary (XOR, mode, op1,
XEXP (op0, 1)));
/* If we are XORing two things that have no bits in common,
convert them into an IOR. This helps to detect rotation encoded
using those methods and possibly other simplifications. */
if (HWI_COMPUTABLE_MODE_P (mode)
&& (nonzero_bits (op0, mode)
& nonzero_bits (op1, mode)) == 0)
return (simplify_gen_binary (IOR, mode, op0, op1));
/* Convert (XOR (NOT x) (NOT y)) to (XOR x y).
Also convert (XOR (NOT x) y) to (NOT (XOR x y)), similarly for
(NOT y). */
{
int num_negated = 0;
if (GET_CODE (op0) == NOT)
num_negated++, op0 = XEXP (op0, 0);
if (GET_CODE (op1) == NOT)
num_negated++, op1 = XEXP (op1, 0);
if (num_negated == 2)
return simplify_gen_binary (XOR, mode, op0, op1);
else if (num_negated == 1)
return simplify_gen_unary (NOT, mode,
simplify_gen_binary (XOR, mode, op0, op1),
mode);
}
/* Convert (xor (and A B) B) to (and (not A) B). The latter may
correspond to a machine insn or result in further simplifications
if B is a constant. */
if (GET_CODE (op0) == AND
&& rtx_equal_p (XEXP (op0, 1), op1)
&& ! side_effects_p (op1))
return simplify_gen_binary (AND, mode,
simplify_gen_unary (NOT, mode,
XEXP (op0, 0), mode),
op1);
else if (GET_CODE (op0) == AND
&& rtx_equal_p (XEXP (op0, 0), op1)
&& ! side_effects_p (op1))
return simplify_gen_binary (AND, mode,
simplify_gen_unary (NOT, mode,
XEXP (op0, 1), mode),
op1);
/* Given (xor (ior (xor A B) C) D), where B, C and D are
constants, simplify to (xor (ior A C) (B&~C)^D), canceling
out bits inverted twice and not set by C. Similarly, given
(xor (and (xor A B) C) D), simplify without inverting C in
the xor operand: (xor (and A C) (B&C)^D).
*/
else if ((GET_CODE (op0) == IOR || GET_CODE (op0) == AND)
&& GET_CODE (XEXP (op0, 0)) == XOR
&& CONST_INT_P (op1)
&& CONST_INT_P (XEXP (op0, 1))
&& CONST_INT_P (XEXP (XEXP (op0, 0), 1)))
{
enum rtx_code op = GET_CODE (op0);
rtx a = XEXP (XEXP (op0, 0), 0);
rtx b = XEXP (XEXP (op0, 0), 1);
rtx c = XEXP (op0, 1);
rtx d = op1;
HOST_WIDE_INT bval = INTVAL (b);
HOST_WIDE_INT cval = INTVAL (c);
HOST_WIDE_INT dval = INTVAL (d);
HOST_WIDE_INT xcval;
if (op == IOR)
xcval = ~cval;
else
xcval = cval;
return simplify_gen_binary (XOR, mode,
simplify_gen_binary (op, mode, a, c),
gen_int_mode ((bval & xcval) ^ dval,
mode));
}
/* Given (xor (and A B) C), using P^Q == (~P&Q) | (~Q&P),
we can transform like this:
(A&B)^C == ~(A&B)&C | ~C&(A&B)
== (~A|~B)&C | ~C&(A&B) * DeMorgan's Law
== ~A&C | ~B&C | A&(~C&B) * Distribute and re-order
Attempt a few simplifications when B and C are both constants. */
if (GET_CODE (op0) == AND
&& CONST_INT_P (op1)
&& CONST_INT_P (XEXP (op0, 1)))
{
rtx a = XEXP (op0, 0);
rtx b = XEXP (op0, 1);
rtx c = op1;
HOST_WIDE_INT bval = INTVAL (b);
HOST_WIDE_INT cval = INTVAL (c);
/* Instead of computing ~A&C, we compute its negated value,
~(A|~C). If it yields -1, ~A&C is zero, so we can
optimize for sure. If it does not simplify, we still try
to compute ~A&C below, but since that always allocates
RTL, we don't try that before committing to returning a
simplified expression. */
rtx n_na_c = simplify_binary_operation (IOR, mode, a,
GEN_INT (~cval));
if ((~cval & bval) == 0)
{
rtx na_c = NULL_RTX;
if (n_na_c)
na_c = simplify_gen_unary (NOT, mode, n_na_c, mode);
else
{
/* If ~A does not simplify, don't bother: we don't
want to simplify 2 operations into 3, and if na_c
were to simplify with na, n_na_c would have
simplified as well. */
rtx na = simplify_unary_operation (NOT, mode, a, mode);
if (na)
na_c = simplify_gen_binary (AND, mode, na, c);
}
/* Try to simplify ~A&C | ~B&C. */
if (na_c != NULL_RTX)
return simplify_gen_binary (IOR, mode, na_c,
gen_int_mode (~bval & cval, mode));
}
else
{
/* If ~A&C is zero, simplify A&(~C&B) | ~B&C. */
if (n_na_c == CONSTM1_RTX (mode))
{
rtx a_nc_b = simplify_gen_binary (AND, mode, a,
gen_int_mode (~cval & bval,
mode));
return simplify_gen_binary (IOR, mode, a_nc_b,
gen_int_mode (~bval & cval,
mode));
}
}
}
/* If we have (xor (and (xor A B) C) A) with C a constant we can instead
do (ior (and A ~C) (and B C)) which is a machine instruction on some
machines, and also has shorter instruction path length. */
if (GET_CODE (op0) == AND
&& GET_CODE (XEXP (op0, 0)) == XOR
&& CONST_INT_P (XEXP (op0, 1))
&& rtx_equal_p (XEXP (XEXP (op0, 0), 0), trueop1))
{
rtx a = trueop1;
rtx b = XEXP (XEXP (op0, 0), 1);
rtx c = XEXP (op0, 1);
rtx nc = simplify_gen_unary (NOT, mode, c, mode);
rtx a_nc = simplify_gen_binary (AND, mode, a, nc);
rtx bc = simplify_gen_binary (AND, mode, b, c);
return simplify_gen_binary (IOR, mode, a_nc, bc);
}
/* Similarly, (xor (and (xor A B) C) B) as (ior (and A C) (and B ~C)) */
else if (GET_CODE (op0) == AND
&& GET_CODE (XEXP (op0, 0)) == XOR
&& CONST_INT_P (XEXP (op0, 1))
&& rtx_equal_p (XEXP (XEXP (op0, 0), 1), trueop1))
{
rtx a = XEXP (XEXP (op0, 0), 0);
rtx b = trueop1;
rtx c = XEXP (op0, 1);
rtx nc = simplify_gen_unary (NOT, mode, c, mode);
rtx b_nc = simplify_gen_binary (AND, mode, b, nc);
rtx ac = simplify_gen_binary (AND, mode, a, c);
return simplify_gen_binary (IOR, mode, ac, b_nc);
}
/* (xor (comparison foo bar) (const_int 1)) can become the reversed
comparison if STORE_FLAG_VALUE is 1. */
if (STORE_FLAG_VALUE == 1
&& trueop1 == const1_rtx
&& COMPARISON_P (op0)
&& (reversed = reversed_comparison (op0, mode)))
return reversed;
/* (lshiftrt foo C) where C is the number of bits in FOO minus 1
is (lt foo (const_int 0)), so we can perform the above
simplification if STORE_FLAG_VALUE is 1. */
if (is_a (mode, &int_mode)
&& STORE_FLAG_VALUE == 1
&& trueop1 == const1_rtx
&& GET_CODE (op0) == LSHIFTRT
&& CONST_INT_P (XEXP (op0, 1))
&& INTVAL (XEXP (op0, 1)) == GET_MODE_PRECISION (int_mode) - 1)
return gen_rtx_GE (int_mode, XEXP (op0, 0), const0_rtx);
/* (xor (comparison foo bar) (const_int sign-bit))
when STORE_FLAG_VALUE is the sign bit. */
if (is_a (mode, &int_mode)
&& val_signbit_p (int_mode, STORE_FLAG_VALUE)
&& trueop1 == const_true_rtx
&& COMPARISON_P (op0)
&& (reversed = reversed_comparison (op0, int_mode)))
return reversed;
/* Convert (xor (and A C) (and B C)) into (and (xor A B) C). */
if (GET_CODE (op0) == GET_CODE (op1)
&& (GET_CODE (op0) == AND
|| GET_CODE (op0) == LSHIFTRT
|| GET_CODE (op0) == ASHIFTRT
|| GET_CODE (op0) == ASHIFT
|| GET_CODE (op0) == ROTATE
|| GET_CODE (op0) == ROTATERT))
{
tem = simplify_distributive_operation (code, mode, op0, op1);
if (tem)
return tem;
}
/* Convert (xor (ashift A CX) (lshiftrt A CY)) where CX+CY equals the
mode size to (rotate A CX). */
tem = simplify_rotate_op (op0, op1, mode);
if (tem)
return tem;
/* Convert (xor (and (not A) B) A) into A | B. */
if (GET_CODE (op0) == AND
&& GET_CODE (XEXP (op0, 0)) == NOT
&& rtx_equal_p (XEXP (XEXP (op0, 0), 0), op1))
return simplify_gen_binary (IOR, mode, XEXP (op0, 1), op1);
tem = simplify_byte_swapping_operation (code, mode, op0, op1);
if (tem)
return tem;
tem = simplify_associative_operation (code, mode, op0, op1);
if (tem)
return tem;
break;
case AND:
if (trueop1 == CONST0_RTX (mode) && ! side_effects_p (op0))
return trueop1;
if (INTEGRAL_MODE_P (mode) && trueop1 == CONSTM1_RTX (mode))
return op0;
if (HWI_COMPUTABLE_MODE_P (mode))
{
/* When WORD_REGISTER_OPERATIONS is true, we need to know the
nonzero bits in WORD_MODE rather than MODE. */
scalar_int_mode tmode = as_a (mode);
if (WORD_REGISTER_OPERATIONS
&& GET_MODE_BITSIZE (tmode) < BITS_PER_WORD)
tmode = word_mode;
HOST_WIDE_INT nzop0 = nonzero_bits (trueop0, tmode);
HOST_WIDE_INT nzop1;
if (CONST_INT_P (trueop1))
{
HOST_WIDE_INT val1 = INTVAL (trueop1);
/* If we are turning off bits already known off in OP0, we need
not do an AND. */
if ((nzop0 & ~val1) == 0)
return op0;
}
nzop1 = nonzero_bits (trueop1, mode);
/* If we are clearing all the nonzero bits, the result is zero. */
if ((nzop1 & nzop0) == 0
&& !side_effects_p (op0) && !side_effects_p (op1))
return CONST0_RTX (mode);
}
if (rtx_equal_p (trueop0, trueop1) && ! side_effects_p (op0)
&& GET_MODE_CLASS (mode) != MODE_CC)
return op0;
/* A & (~A) -> 0 */
if (((GET_CODE (op0) == NOT && rtx_equal_p (XEXP (op0, 0), op1))
|| (GET_CODE (op1) == NOT && rtx_equal_p (XEXP (op1, 0), op0)))
&& ! side_effects_p (op0)
&& GET_MODE_CLASS (mode) != MODE_CC)
return CONST0_RTX (mode);
/* Transform (and (extend X) C) into (zero_extend (and X C)) if
there are no nonzero bits of C outside of X's mode. */
if ((GET_CODE (op0) == SIGN_EXTEND
|| GET_CODE (op0) == ZERO_EXTEND)
&& CONST_SCALAR_INT_P (trueop1)
&& is_a (mode, &int_mode)
&& is_a (GET_MODE (XEXP (op0, 0)), &inner_mode)
&& (wi::mask (GET_MODE_PRECISION (inner_mode), true,
GET_MODE_PRECISION (int_mode))
& rtx_mode_t (trueop1, mode)) == 0)
{
machine_mode imode = GET_MODE (XEXP (op0, 0));
tem = immed_wide_int_const (rtx_mode_t (trueop1, mode), imode);
tem = simplify_gen_binary (AND, imode, XEXP (op0, 0), tem);
return simplify_gen_unary (ZERO_EXTEND, mode, tem, imode);
}
/* Transform (and (truncate X) C) into (truncate (and X C)). This way
we might be able to further simplify the AND with X and potentially
remove the truncation altogether. */
if (GET_CODE (op0) == TRUNCATE && CONST_INT_P (trueop1))
{
rtx x = XEXP (op0, 0);
machine_mode xmode = GET_MODE (x);
tem = simplify_gen_binary (AND, xmode, x,
gen_int_mode (INTVAL (trueop1), xmode));
return simplify_gen_unary (TRUNCATE, mode, tem, xmode);
}
/* Canonicalize (A | C1) & C2 as (A & C2) | (C1 & C2). */
if (GET_CODE (op0) == IOR
&& CONST_INT_P (trueop1)
&& CONST_INT_P (XEXP (op0, 1)))
{
HOST_WIDE_INT tmp = INTVAL (trueop1) & INTVAL (XEXP (op0, 1));
return simplify_gen_binary (IOR, mode,
simplify_gen_binary (AND, mode,
XEXP (op0, 0), op1),
gen_int_mode (tmp, mode));
}
/* Convert (A ^ B) & A to A & (~B) since the latter is often a single
insn (and may simplify more). */
if (GET_CODE (op0) == XOR
&& rtx_equal_p (XEXP (op0, 0), op1)
&& ! side_effects_p (op1))
return simplify_gen_binary (AND, mode,
simplify_gen_unary (NOT, mode,
XEXP (op0, 1), mode),
op1);
if (GET_CODE (op0) == XOR
&& rtx_equal_p (XEXP (op0, 1), op1)
&& ! side_effects_p (op1))
return simplify_gen_binary (AND, mode,
simplify_gen_unary (NOT, mode,
XEXP (op0, 0), mode),
op1);
/* Similarly for (~(A ^ B)) & A. */
if (GET_CODE (op0) == NOT
&& GET_CODE (XEXP (op0, 0)) == XOR
&& rtx_equal_p (XEXP (XEXP (op0, 0), 0), op1)
&& ! side_effects_p (op1))
return simplify_gen_binary (AND, mode, XEXP (XEXP (op0, 0), 1), op1);
if (GET_CODE (op0) == NOT
&& GET_CODE (XEXP (op0, 0)) == XOR
&& rtx_equal_p (XEXP (XEXP (op0, 0), 1), op1)
&& ! side_effects_p (op1))
return simplify_gen_binary (AND, mode, XEXP (XEXP (op0, 0), 0), op1);
/* Convert (A | B) & A to A. */
if (GET_CODE (op0) == IOR
&& (rtx_equal_p (XEXP (op0, 0), op1)
|| rtx_equal_p (XEXP (op0, 1), op1))
&& ! side_effects_p (XEXP (op0, 0))
&& ! side_effects_p (XEXP (op0, 1)))
return op1;
/* For constants M and N, if M == (1LL << cst) - 1 && (N & M) == M,
((A & N) + B) & M -> (A + B) & M
Similarly if (N & M) == 0,
((A | N) + B) & M -> (A + B) & M
and for - instead of + and/or ^ instead of |.
Also, if (N & M) == 0, then
(A +- N) & M -> A & M. */
if (CONST_INT_P (trueop1)
&& HWI_COMPUTABLE_MODE_P (mode)
&& ~UINTVAL (trueop1)
&& (UINTVAL (trueop1) & (UINTVAL (trueop1) + 1)) == 0
&& (GET_CODE (op0) == PLUS || GET_CODE (op0) == MINUS))
{
rtx pmop[2];
int which;
pmop[0] = XEXP (op0, 0);
pmop[1] = XEXP (op0, 1);
if (CONST_INT_P (pmop[1])
&& (UINTVAL (pmop[1]) & UINTVAL (trueop1)) == 0)
return simplify_gen_binary (AND, mode, pmop[0], op1);
for (which = 0; which < 2; which++)
{
tem = pmop[which];
switch (GET_CODE (tem))
{
case AND:
if (CONST_INT_P (XEXP (tem, 1))
&& (UINTVAL (XEXP (tem, 1)) & UINTVAL (trueop1))
== UINTVAL (trueop1))
pmop[which] = XEXP (tem, 0);
break;
case IOR:
case XOR:
if (CONST_INT_P (XEXP (tem, 1))
&& (UINTVAL (XEXP (tem, 1)) & UINTVAL (trueop1)) == 0)
pmop[which] = XEXP (tem, 0);
break;
default:
break;
}
}
if (pmop[0] != XEXP (op0, 0) || pmop[1] != XEXP (op0, 1))
{
tem = simplify_gen_binary (GET_CODE (op0), mode,
pmop[0], pmop[1]);
return simplify_gen_binary (code, mode, tem, op1);
}
}
/* (and X (ior (not X) Y) -> (and X Y) */
if (GET_CODE (op1) == IOR
&& GET_CODE (XEXP (op1, 0)) == NOT
&& rtx_equal_p (op0, XEXP (XEXP (op1, 0), 0)))
return simplify_gen_binary (AND, mode, op0, XEXP (op1, 1));
/* (and (ior (not X) Y) X) -> (and X Y) */
if (GET_CODE (op0) == IOR
&& GET_CODE (XEXP (op0, 0)) == NOT
&& rtx_equal_p (op1, XEXP (XEXP (op0, 0), 0)))
return simplify_gen_binary (AND, mode, op1, XEXP (op0, 1));
/* (and X (ior Y (not X)) -> (and X Y) */
if (GET_CODE (op1) == IOR
&& GET_CODE (XEXP (op1, 1)) == NOT
&& rtx_equal_p (op0, XEXP (XEXP (op1, 1), 0)))
return simplify_gen_binary (AND, mode, op0, XEXP (op1, 0));
/* (and (ior Y (not X)) X) -> (and X Y) */
if (GET_CODE (op0) == IOR
&& GET_CODE (XEXP (op0, 1)) == NOT
&& rtx_equal_p (op1, XEXP (XEXP (op0, 1), 0)))
return simplify_gen_binary (AND, mode, op1, XEXP (op0, 0));
/* (and (ior/xor (X Y) (not Y)) -> X & ~Y */
if ((GET_CODE (op0) == IOR || GET_CODE (op0) == XOR)
&& GET_CODE (op1) == NOT
&& rtx_equal_p (XEXP (op1, 0), XEXP (op0, 1)))
return simplify_gen_binary (AND, mode, XEXP (op0, 0),
simplify_gen_unary (NOT, mode,
XEXP (op1, 0),
mode));
/* (and (ior/xor (Y X) (not Y)) -> X & ~Y */
if ((GET_CODE (op0) == IOR || GET_CODE (op0) == XOR)
&& GET_CODE (op1) == NOT
&& rtx_equal_p (XEXP (op1, 0), XEXP (op0, 0)))
return simplify_gen_binary (AND, mode, XEXP (op0, 1),
simplify_gen_unary (NOT, mode,
XEXP (op1, 0),
mode));
/* Convert (and (ior A C) (ior B C)) into (ior (and A B) C). */
if (GET_CODE (op0) == GET_CODE (op1)
&& (GET_CODE (op0) == AND
|| GET_CODE (op0) == IOR
|| GET_CODE (op0) == LSHIFTRT
|| GET_CODE (op0) == ASHIFTRT
|| GET_CODE (op0) == ASHIFT
|| GET_CODE (op0) == ROTATE
|| GET_CODE (op0) == ROTATERT))
{
tem = simplify_distributive_operation (code, mode, op0, op1);
if (tem)
return tem;
}
/* (and:v4si
(ashiftrt:v4si A 16)
(const_vector: 0xffff x4))
is just (lshiftrt:v4si A 16). */
if (VECTOR_MODE_P (mode) && GET_CODE (op0) == ASHIFTRT
&& (CONST_INT_P (XEXP (op0, 1))
|| (GET_CODE (XEXP (op0, 1)) == CONST_VECTOR
&& const_vec_duplicate_p (XEXP (op0, 1))
&& CONST_INT_P (XVECEXP (XEXP (op0, 1), 0, 0))))
&& GET_CODE (op1) == CONST_VECTOR
&& const_vec_duplicate_p (op1)
&& CONST_INT_P (XVECEXP (op1, 0, 0)))
{
unsigned HOST_WIDE_INT shift_count
= (CONST_INT_P (XEXP (op0, 1))
? UINTVAL (XEXP (op0, 1))
: UINTVAL (XVECEXP (XEXP (op0, 1), 0, 0)));
unsigned HOST_WIDE_INT inner_prec
= GET_MODE_PRECISION (GET_MODE_INNER (mode));
/* Avoid UD shift count. */
if (shift_count < inner_prec
&& (UINTVAL (XVECEXP (op1, 0, 0))
== (HOST_WIDE_INT_1U << (inner_prec - shift_count)) - 1))
return simplify_gen_binary (LSHIFTRT, mode, XEXP (op0, 0), XEXP (op0, 1));
}
tem = simplify_byte_swapping_operation (code, mode, op0, op1);
if (tem)
return tem;
tem = simplify_associative_operation (code, mode, op0, op1);
if (tem)
return tem;
break;
case UDIV:
/* 0/x is 0 (or x&0 if x has side-effects). */
if (trueop0 == CONST0_RTX (mode)
&& !cfun->can_throw_non_call_exceptions)
{
if (side_effects_p (op1))
return simplify_gen_binary (AND, mode, op1, trueop0);
return trueop0;
}
/* x/1 is x. */
if (trueop1 == CONST1_RTX (mode))
{
tem = rtl_hooks.gen_lowpart_no_emit (mode, op0);
if (tem)
return tem;
}
/* Convert divide by power of two into shift. */
if (CONST_INT_P (trueop1)
&& (val = exact_log2 (UINTVAL (trueop1))) > 0)
return simplify_gen_binary (LSHIFTRT, mode, op0,
gen_int_shift_amount (mode, val));
break;
case DIV:
/* Handle floating point and integers separately. */
if (SCALAR_FLOAT_MODE_P (mode))
{
/* Maybe change 0.0 / x to 0.0. This transformation isn't
safe for modes with NaNs, since 0.0 / 0.0 will then be
NaN rather than 0.0. Nor is it safe for modes with signed
zeros, since dividing 0 by a negative number gives -0.0 */
if (trueop0 == CONST0_RTX (mode)
&& !HONOR_NANS (mode)
&& !HONOR_SIGNED_ZEROS (mode)
&& ! side_effects_p (op1))
return op0;
/* x/1.0 is x. */
if (trueop1 == CONST1_RTX (mode)
&& !HONOR_SNANS (mode))
return op0;
if (CONST_DOUBLE_AS_FLOAT_P (trueop1)
&& trueop1 != CONST0_RTX (mode))
{
const REAL_VALUE_TYPE *d1 = CONST_DOUBLE_REAL_VALUE (trueop1);
/* x/-1.0 is -x. */
if (real_equal (d1, &dconstm1)
&& !HONOR_SNANS (mode))
return simplify_gen_unary (NEG, mode, op0, mode);
/* Change FP division by a constant into multiplication.
Only do this with -freciprocal-math. */
if (flag_reciprocal_math
&& !real_equal (d1, &dconst0))
{
REAL_VALUE_TYPE d;
real_arithmetic (&d, RDIV_EXPR, &dconst1, d1);
tem = const_double_from_real_value (d, mode);
return simplify_gen_binary (MULT, mode, op0, tem);
}
}
}
else if (SCALAR_INT_MODE_P (mode) || GET_MODE_CLASS (mode) == MODE_VECTOR_INT)
{
/* 0/x is 0 (or x&0 if x has side-effects). */
if (trueop0 == CONST0_RTX (mode)
&& !cfun->can_throw_non_call_exceptions)
{
if (side_effects_p (op1))
return simplify_gen_binary (AND, mode, op1, trueop0);
return trueop0;
}
/* x/1 is x. */
if (trueop1 == CONST1_RTX (mode))
{
tem = rtl_hooks.gen_lowpart_no_emit (mode, op0);
if (tem)
return tem;
}
/* x/-1 is -x. */
if (trueop1 == CONSTM1_RTX (mode))
{
rtx x = rtl_hooks.gen_lowpart_no_emit (mode, op0);
if (x)
return simplify_gen_unary (NEG, mode, x, mode);
}
}
break;
case UMOD:
/* 0%x is 0 (or x&0 if x has side-effects). */
if (trueop0 == CONST0_RTX (mode))
{
if (side_effects_p (op1))
return simplify_gen_binary (AND, mode, op1, trueop0);
return trueop0;
}
/* x%1 is 0 (of x&0 if x has side-effects). */
if (trueop1 == CONST1_RTX (mode))
{
if (side_effects_p (op0))
return simplify_gen_binary (AND, mode, op0, CONST0_RTX (mode));
return CONST0_RTX (mode);
}
/* Implement modulus by power of two as AND. */
if (CONST_INT_P (trueop1)
&& exact_log2 (UINTVAL (trueop1)) > 0)
return simplify_gen_binary (AND, mode, op0,
gen_int_mode (UINTVAL (trueop1) - 1,
mode));
break;
case MOD:
/* 0%x is 0 (or x&0 if x has side-effects). */
if (trueop0 == CONST0_RTX (mode))
{
if (side_effects_p (op1))
return simplify_gen_binary (AND, mode, op1, trueop0);
return trueop0;
}
/* x%1 and x%-1 is 0 (or x&0 if x has side-effects). */
if (trueop1 == CONST1_RTX (mode) || trueop1 == constm1_rtx)
{
if (side_effects_p (op0))
return simplify_gen_binary (AND, mode, op0, CONST0_RTX (mode));
return CONST0_RTX (mode);
}
break;
case ROTATERT:
case ROTATE:
if (trueop1 == CONST0_RTX (mode))
return op0;
/* Canonicalize rotates by constant amount. If the condition of
reversing direction is met, then reverse the direction. */
#if defined(HAVE_rotate) && defined(HAVE_rotatert)
if (reverse_rotate_by_imm_p (mode, (code == ROTATE), trueop1))
{
int new_amount = GET_MODE_UNIT_PRECISION (mode) - INTVAL (trueop1);
rtx new_amount_rtx = gen_int_shift_amount (mode, new_amount);
return simplify_gen_binary (code == ROTATE ? ROTATERT : ROTATE,
mode, op0, new_amount_rtx);
}
#endif
/* ROTATE/ROTATERT:HI (X:HI, 8) is BSWAP:HI (X). Other combinations
such as SImode with a count of 16 do not correspond to RTL BSWAP
semantics. */
tem = unwrap_const_vec_duplicate (trueop1);
if (GET_MODE_UNIT_BITSIZE (mode) == (2 * BITS_PER_UNIT)
&& CONST_INT_P (tem) && INTVAL (tem) == BITS_PER_UNIT)
return simplify_gen_unary (BSWAP, mode, op0, mode);
/* FALLTHRU */
case ASHIFTRT:
if (trueop1 == CONST0_RTX (mode))
return op0;
if (trueop0 == CONST0_RTX (mode) && ! side_effects_p (op1))
return op0;
/* Rotating ~0 always results in ~0. */
if (CONST_INT_P (trueop0)
&& HWI_COMPUTABLE_MODE_P (mode)
&& UINTVAL (trueop0) == GET_MODE_MASK (mode)
&& ! side_effects_p (op1))
return op0;
canonicalize_shift:
/* Given:
scalar modes M1, M2
scalar constants c1, c2
size (M2) > size (M1)
c1 == size (M2) - size (M1)
optimize:
([a|l]shiftrt:M1 (subreg:M1 (lshiftrt:M2 (reg:M2) (const_int ))
)
(const_int ))
to:
(subreg:M1 ([a|l]shiftrt:M2 (reg:M2) (const_int ))
). */
if ((code == ASHIFTRT || code == LSHIFTRT)
&& is_a (mode, &int_mode)
&& SUBREG_P (op0)
&& CONST_INT_P (op1)
&& GET_CODE (SUBREG_REG (op0)) == LSHIFTRT
&& is_a (GET_MODE (SUBREG_REG (op0)),
&inner_mode)
&& CONST_INT_P (XEXP (SUBREG_REG (op0), 1))
&& GET_MODE_BITSIZE (inner_mode) > GET_MODE_BITSIZE (int_mode)
&& (INTVAL (XEXP (SUBREG_REG (op0), 1))
== GET_MODE_BITSIZE (inner_mode) - GET_MODE_BITSIZE (int_mode))
&& subreg_lowpart_p (op0))
{
rtx tmp = gen_int_shift_amount
(inner_mode, INTVAL (XEXP (SUBREG_REG (op0), 1)) + INTVAL (op1));
/* Combine would usually zero out the value when combining two
local shifts and the range becomes larger or equal to the mode.
However since we fold away one of the shifts here combine won't
see it so we should immediately zero the result if it's out of
range. */
if (code == LSHIFTRT
&& INTVAL (tmp) >= GET_MODE_BITSIZE (inner_mode))
tmp = const0_rtx;
else
tmp = simplify_gen_binary (code,
inner_mode,
XEXP (SUBREG_REG (op0), 0),
tmp);
return lowpart_subreg (int_mode, tmp, inner_mode);
}
if (SHIFT_COUNT_TRUNCATED && CONST_INT_P (op1))
{
val = INTVAL (op1) & (GET_MODE_UNIT_PRECISION (mode) - 1);
if (val != INTVAL (op1))
return simplify_gen_binary (code, mode, op0,
gen_int_shift_amount (mode, val));
}
break;
case SS_ASHIFT:
if (CONST_INT_P (trueop0)
&& HWI_COMPUTABLE_MODE_P (mode)
&& (UINTVAL (trueop0) == (GET_MODE_MASK (mode) >> 1)
|| mode_signbit_p (mode, trueop0))
&& ! side_effects_p (op1))
return op0;
goto simplify_ashift;
case US_ASHIFT:
if (CONST_INT_P (trueop0)
&& HWI_COMPUTABLE_MODE_P (mode)
&& UINTVAL (trueop0) == GET_MODE_MASK (mode)
&& ! side_effects_p (op1))
return op0;
/* FALLTHRU */
case ASHIFT:
simplify_ashift:
if (trueop1 == CONST0_RTX (mode))
return op0;
if (trueop0 == CONST0_RTX (mode) && ! side_effects_p (op1))
return op0;
if (mem_depth
&& code == ASHIFT
&& CONST_INT_P (trueop1)
&& is_a (mode, &int_mode)
&& IN_RANGE (UINTVAL (trueop1),
1, GET_MODE_PRECISION (int_mode) - 1))
{
auto c = (wi::one (GET_MODE_PRECISION (int_mode))
<< UINTVAL (trueop1));
rtx new_op1 = immed_wide_int_const (c, int_mode);
return simplify_gen_binary (MULT, int_mode, op0, new_op1);
}
goto canonicalize_shift;
case LSHIFTRT:
if (trueop1 == CONST0_RTX (mode))
return op0;
if (trueop0 == CONST0_RTX (mode) && ! side_effects_p (op1))
return op0;
/* Optimize (lshiftrt (clz X) C) as (eq X 0). */
if (GET_CODE (op0) == CLZ
&& is_a (GET_MODE (XEXP (op0, 0)), &inner_mode)
&& CONST_INT_P (trueop1)
&& STORE_FLAG_VALUE == 1
&& INTVAL (trueop1) < GET_MODE_UNIT_PRECISION (mode))
{
unsigned HOST_WIDE_INT zero_val = 0;
if (CLZ_DEFINED_VALUE_AT_ZERO (inner_mode, zero_val)
&& zero_val == GET_MODE_PRECISION (inner_mode)
&& INTVAL (trueop1) == exact_log2 (zero_val))
return simplify_gen_relational (EQ, mode, inner_mode,
XEXP (op0, 0), const0_rtx);
}
goto canonicalize_shift;
case SMIN:
if (HWI_COMPUTABLE_MODE_P (mode)
&& mode_signbit_p (mode, trueop1)
&& ! side_effects_p (op0))
return op1;
if (rtx_equal_p (trueop0, trueop1) && ! side_effects_p (op0))
return op0;
tem = simplify_associative_operation (code, mode, op0, op1);
if (tem)
return tem;
break;
case SMAX:
if (HWI_COMPUTABLE_MODE_P (mode)
&& CONST_INT_P (trueop1)
&& (UINTVAL (trueop1) == GET_MODE_MASK (mode) >> 1)
&& ! side_effects_p (op0))
return op1;
if (rtx_equal_p (trueop0, trueop1) && ! side_effects_p (op0))
return op0;
tem = simplify_associative_operation (code, mode, op0, op1);
if (tem)
return tem;
break;
case UMIN:
if (trueop1 == CONST0_RTX (mode) && ! side_effects_p (op0))
return op1;
if (rtx_equal_p (trueop0, trueop1) && ! side_effects_p (op0))
return op0;
tem = simplify_associative_operation (code, mode, op0, op1);
if (tem)
return tem;
break;
case UMAX:
if (trueop1 == constm1_rtx && ! side_effects_p (op0))
return op1;
if (rtx_equal_p (trueop0, trueop1) && ! side_effects_p (op0))
return op0;
tem = simplify_associative_operation (code, mode, op0, op1);
if (tem)
return tem;
break;
case SS_PLUS:
case US_PLUS:
case SS_MINUS:
case US_MINUS:
/* Simplify x +/- 0 to x, if possible. */
if (trueop1 == CONST0_RTX (mode))
return op0;
return 0;
case SS_MULT:
case US_MULT:
/* Simplify x * 0 to 0, if possible. */
if (trueop1 == CONST0_RTX (mode)
&& !side_effects_p (op0))
return op1;
/* Simplify x * 1 to x, if possible. */
if (trueop1 == CONST1_RTX (mode))
return op0;
return 0;
case SMUL_HIGHPART:
case UMUL_HIGHPART:
/* Simplify x * 0 to 0, if possible. */
if (trueop1 == CONST0_RTX (mode)
&& !side_effects_p (op0))
return op1;
return 0;
case SS_DIV:
case US_DIV:
/* Simplify x / 1 to x, if possible. */
if (trueop1 == CONST1_RTX (mode))
return op0;
return 0;
case COPYSIGN:
if (rtx_equal_p (trueop0, trueop1) && ! side_effects_p (op0))
return op0;
if (CONST_DOUBLE_AS_FLOAT_P (trueop1))
{
REAL_VALUE_TYPE f1;
real_convert (&f1, mode, CONST_DOUBLE_REAL_VALUE (trueop1));
rtx tmp = simplify_gen_unary (ABS, mode, op0, mode);
if (REAL_VALUE_NEGATIVE (f1))
tmp = simplify_unary_operation (NEG, mode, tmp, mode);
return tmp;
}
if (GET_CODE (op0) == NEG || GET_CODE (op0) == ABS)
return simplify_gen_binary (COPYSIGN, mode, XEXP (op0, 0), op1);
if (GET_CODE (op1) == ABS
&& ! side_effects_p (op1))
return simplify_gen_unary (ABS, mode, op0, mode);
if (GET_CODE (op0) == COPYSIGN
&& ! side_effects_p (XEXP (op0, 1)))
return simplify_gen_binary (COPYSIGN, mode, XEXP (op0, 0), op1);
if (GET_CODE (op1) == COPYSIGN
&& ! side_effects_p (XEXP (op1, 0)))
return simplify_gen_binary (COPYSIGN, mode, op0, XEXP (op1, 1));
return 0;
case VEC_SERIES:
if (op1 == CONST0_RTX (GET_MODE_INNER (mode)))
return gen_vec_duplicate (mode, op0);
if (valid_for_const_vector_p (mode, op0)
&& valid_for_const_vector_p (mode, op1))
return gen_const_vec_series (mode, op0, op1);
return 0;
case VEC_SELECT:
if (!VECTOR_MODE_P (mode))
{
gcc_assert (VECTOR_MODE_P (GET_MODE (trueop0)));
gcc_assert (mode == GET_MODE_INNER (GET_MODE (trueop0)));
gcc_assert (GET_CODE (trueop1) == PARALLEL);
gcc_assert (XVECLEN (trueop1, 0) == 1);
/* We can't reason about selections made at runtime. */
if (!CONST_INT_P (XVECEXP (trueop1, 0, 0)))
return 0;
if (vec_duplicate_p (trueop0, &elt0))
return elt0;
if (GET_CODE (trueop0) == CONST_VECTOR)
return CONST_VECTOR_ELT (trueop0, INTVAL (XVECEXP
(trueop1, 0, 0)));
/* Extract a scalar element from a nested VEC_SELECT expression
(with optional nested VEC_CONCAT expression). Some targets
(i386) extract scalar element from a vector using chain of
nested VEC_SELECT expressions. When input operand is a memory
operand, this operation can be simplified to a simple scalar
load from an offseted memory address. */
int n_elts;
if (GET_CODE (trueop0) == VEC_SELECT
&& (GET_MODE_NUNITS (GET_MODE (XEXP (trueop0, 0)))
.is_constant (&n_elts)))
{
rtx op0 = XEXP (trueop0, 0);
rtx op1 = XEXP (trueop0, 1);
int i = INTVAL (XVECEXP (trueop1, 0, 0));
int elem;
rtvec vec;
rtx tmp_op, tmp;
gcc_assert (GET_CODE (op1) == PARALLEL);
gcc_assert (i < n_elts);
/* Select element, pointed by nested selector. */
elem = INTVAL (XVECEXP (op1, 0, i));
/* Handle the case when nested VEC_SELECT wraps VEC_CONCAT. */
if (GET_CODE (op0) == VEC_CONCAT)
{
rtx op00 = XEXP (op0, 0);
rtx op01 = XEXP (op0, 1);
machine_mode mode00, mode01;
int n_elts00, n_elts01;
mode00 = GET_MODE (op00);
mode01 = GET_MODE (op01);
/* Find out the number of elements of each operand.
Since the concatenated result has a constant number
of elements, the operands must too. */
n_elts00 = GET_MODE_NUNITS (mode00).to_constant ();
n_elts01 = GET_MODE_NUNITS (mode01).to_constant ();
gcc_assert (n_elts == n_elts00 + n_elts01);
/* Select correct operand of VEC_CONCAT
and adjust selector. */
if (elem < n_elts01)
tmp_op = op00;
else
{
tmp_op = op01;
elem -= n_elts00;
}
}
else
tmp_op = op0;
vec = rtvec_alloc (1);
RTVEC_ELT (vec, 0) = GEN_INT (elem);
tmp = gen_rtx_fmt_ee (code, mode,
tmp_op, gen_rtx_PARALLEL (VOIDmode, vec));
return tmp;
}
}
else
{
gcc_assert (VECTOR_MODE_P (GET_MODE (trueop0)));
gcc_assert (GET_MODE_INNER (mode)
== GET_MODE_INNER (GET_MODE (trueop0)));
gcc_assert (GET_CODE (trueop1) == PARALLEL);
if (vec_duplicate_p (trueop0, &elt0))
/* It doesn't matter which elements are selected by trueop1,
because they are all the same. */
return gen_vec_duplicate (mode, elt0);
if (GET_CODE (trueop0) == CONST_VECTOR)
{
unsigned n_elts = XVECLEN (trueop1, 0);
rtvec v = rtvec_alloc (n_elts);
unsigned int i;
gcc_assert (known_eq (n_elts, GET_MODE_NUNITS (mode)));
for (i = 0; i < n_elts; i++)
{
rtx x = XVECEXP (trueop1, 0, i);
if (!CONST_INT_P (x))
return 0;
RTVEC_ELT (v, i) = CONST_VECTOR_ELT (trueop0,
INTVAL (x));
}
return gen_rtx_CONST_VECTOR (mode, v);
}
/* Recognize the identity. */
if (GET_MODE (trueop0) == mode)
{
bool maybe_ident = true;
for (int i = 0; i < XVECLEN (trueop1, 0); i++)
{
rtx j = XVECEXP (trueop1, 0, i);
if (!CONST_INT_P (j) || INTVAL (j) != i)
{
maybe_ident = false;
break;
}
}
if (maybe_ident)
return trueop0;
}
/* If we select a low-part subreg, return that. */
if (vec_series_lowpart_p (mode, GET_MODE (trueop0), trueop1))
{
rtx new_rtx = lowpart_subreg (mode, trueop0,
GET_MODE (trueop0));
if (new_rtx != NULL_RTX)
return new_rtx;
}
/* If we build {a,b} then permute it, build the result directly. */
if (XVECLEN (trueop1, 0) == 2
&& CONST_INT_P (XVECEXP (trueop1, 0, 0))
&& CONST_INT_P (XVECEXP (trueop1, 0, 1))
&& GET_CODE (trueop0) == VEC_CONCAT
&& GET_CODE (XEXP (trueop0, 0)) == VEC_CONCAT
&& GET_MODE (XEXP (trueop0, 0)) == mode
&& GET_CODE (XEXP (trueop0, 1)) == VEC_CONCAT
&& GET_MODE (XEXP (trueop0, 1)) == mode)
{
unsigned int i0 = INTVAL (XVECEXP (trueop1, 0, 0));
unsigned int i1 = INTVAL (XVECEXP (trueop1, 0, 1));
rtx subop0, subop1;
gcc_assert (i0 < 4 && i1 < 4);
subop0 = XEXP (XEXP (trueop0, i0 / 2), i0 % 2);
subop1 = XEXP (XEXP (trueop0, i1 / 2), i1 % 2);
return simplify_gen_binary (VEC_CONCAT, mode, subop0, subop1);
}
if (XVECLEN (trueop1, 0) == 2
&& CONST_INT_P (XVECEXP (trueop1, 0, 0))
&& CONST_INT_P (XVECEXP (trueop1, 0, 1))
&& GET_CODE (trueop0) == VEC_CONCAT
&& GET_MODE (trueop0) == mode)
{
unsigned int i0 = INTVAL (XVECEXP (trueop1, 0, 0));
unsigned int i1 = INTVAL (XVECEXP (trueop1, 0, 1));
rtx subop0, subop1;
gcc_assert (i0 < 2 && i1 < 2);
subop0 = XEXP (trueop0, i0);
subop1 = XEXP (trueop0, i1);
return simplify_gen_binary (VEC_CONCAT, mode, subop0, subop1);
}
/* If we select one half of a vec_concat, return that. */
int l0, l1;
if (GET_CODE (trueop0) == VEC_CONCAT
&& (GET_MODE_NUNITS (GET_MODE (XEXP (trueop0, 0)))
.is_constant (&l0))
&& (GET_MODE_NUNITS (GET_MODE (XEXP (trueop0, 1)))
.is_constant (&l1))
&& CONST_INT_P (XVECEXP (trueop1, 0, 0)))
{
rtx subop0 = XEXP (trueop0, 0);
rtx subop1 = XEXP (trueop0, 1);
machine_mode mode0 = GET_MODE (subop0);
machine_mode mode1 = GET_MODE (subop1);
int i0 = INTVAL (XVECEXP (trueop1, 0, 0));
if (i0 == 0 && !side_effects_p (op1) && mode == mode0)
{
bool success = true;
for (int i = 1; i < l0; ++i)
{
rtx j = XVECEXP (trueop1, 0, i);
if (!CONST_INT_P (j) || INTVAL (j) != i)
{
success = false;
break;
}
}
if (success)
return subop0;
}
if (i0 == l0 && !side_effects_p (op0) && mode == mode1)
{
bool success = true;
for (int i = 1; i < l1; ++i)
{
rtx j = XVECEXP (trueop1, 0, i);
if (!CONST_INT_P (j) || INTVAL (j) != i0 + i)
{
success = false;
break;
}
}
if (success)
return subop1;
}
}
/* Simplify vec_select of a subreg of X to just a vec_select of X
when X has same component mode as vec_select. */
unsigned HOST_WIDE_INT subreg_offset = 0;
if (GET_CODE (trueop0) == SUBREG
&& GET_MODE_INNER (mode)
== GET_MODE_INNER (GET_MODE (SUBREG_REG (trueop0)))
&& GET_MODE_NUNITS (mode).is_constant (&l1)
&& constant_multiple_p (subreg_memory_offset (trueop0),
GET_MODE_UNIT_BITSIZE (mode),
&subreg_offset))
{
poly_uint64 nunits
= GET_MODE_NUNITS (GET_MODE (SUBREG_REG (trueop0)));
bool success = true;
for (int i = 0; i != l1; i++)
{
rtx idx = XVECEXP (trueop1, 0, i);
if (!CONST_INT_P (idx)
|| maybe_ge (UINTVAL (idx) + subreg_offset, nunits))
{
success = false;
break;
}
}
if (success)
{
rtx par = trueop1;
if (subreg_offset)
{
rtvec vec = rtvec_alloc (l1);
for (int i = 0; i < l1; i++)
RTVEC_ELT (vec, i)
= GEN_INT (INTVAL (XVECEXP (trueop1, 0, i))
+ subreg_offset);
par = gen_rtx_PARALLEL (VOIDmode, vec);
}
return gen_rtx_VEC_SELECT (mode, SUBREG_REG (trueop0), par);
}
}
}
if (XVECLEN (trueop1, 0) == 1
&& CONST_INT_P (XVECEXP (trueop1, 0, 0))
&& GET_CODE (trueop0) == VEC_CONCAT)
{
rtx vec = trueop0;
offset = INTVAL (XVECEXP (trueop1, 0, 0)) * GET_MODE_SIZE (mode);
/* Try to find the element in the VEC_CONCAT. */
while (GET_MODE (vec) != mode
&& GET_CODE (vec) == VEC_CONCAT)
{
poly_int64 vec_size;
if (CONST_INT_P (XEXP (vec, 0)))
{
/* vec_concat of two const_ints doesn't make sense with
respect to modes. */
if (CONST_INT_P (XEXP (vec, 1)))
return 0;
vec_size = GET_MODE_SIZE (GET_MODE (trueop0))
- GET_MODE_SIZE (GET_MODE (XEXP (vec, 1)));
}
else
vec_size = GET_MODE_SIZE (GET_MODE (XEXP (vec, 0)));
if (known_lt (offset, vec_size))
vec = XEXP (vec, 0);
else if (known_ge (offset, vec_size))
{
offset -= vec_size;
vec = XEXP (vec, 1);
}
else
break;
vec = avoid_constant_pool_reference (vec);
}
if (GET_MODE (vec) == mode)
return vec;
}
/* If we select elements in a vec_merge that all come from the same
operand, select from that operand directly. */
if (GET_CODE (op0) == VEC_MERGE)
{
rtx trueop02 = avoid_constant_pool_reference (XEXP (op0, 2));
if (CONST_INT_P (trueop02))
{
unsigned HOST_WIDE_INT sel = UINTVAL (trueop02);
bool all_operand0 = true;
bool all_operand1 = true;
for (int i = 0; i < XVECLEN (trueop1, 0); i++)
{
rtx j = XVECEXP (trueop1, 0, i);
if (sel & (HOST_WIDE_INT_1U << UINTVAL (j)))
all_operand1 = false;
else
all_operand0 = false;
}
if (all_operand0 && !side_effects_p (XEXP (op0, 1)))
return simplify_gen_binary (VEC_SELECT, mode, XEXP (op0, 0), op1);
if (all_operand1 && !side_effects_p (XEXP (op0, 0)))
return simplify_gen_binary (VEC_SELECT, mode, XEXP (op0, 1), op1);
}
}
/* If we have two nested selects that are inverses of each
other, replace them with the source operand. */
if (GET_CODE (trueop0) == VEC_SELECT
&& GET_MODE (XEXP (trueop0, 0)) == mode)
{
rtx op0_subop1 = XEXP (trueop0, 1);
gcc_assert (GET_CODE (op0_subop1) == PARALLEL);
gcc_assert (known_eq (XVECLEN (trueop1, 0), GET_MODE_NUNITS (mode)));
/* Apply the outer ordering vector to the inner one. (The inner
ordering vector is expressly permitted to be of a different
length than the outer one.) If the result is { 0, 1, ..., n-1 }
then the two VEC_SELECTs cancel. */
for (int i = 0; i < XVECLEN (trueop1, 0); ++i)
{
rtx x = XVECEXP (trueop1, 0, i);
if (!CONST_INT_P (x))
return 0;
rtx y = XVECEXP (op0_subop1, 0, INTVAL (x));
if (!CONST_INT_P (y) || i != INTVAL (y))
return 0;
}
return XEXP (trueop0, 0);
}
return 0;
case VEC_CONCAT:
{
machine_mode op0_mode = (GET_MODE (trueop0) != VOIDmode
? GET_MODE (trueop0)
: GET_MODE_INNER (mode));
machine_mode op1_mode = (GET_MODE (trueop1) != VOIDmode
? GET_MODE (trueop1)
: GET_MODE_INNER (mode));
gcc_assert (VECTOR_MODE_P (mode));
gcc_assert (known_eq (GET_MODE_SIZE (op0_mode)
+ GET_MODE_SIZE (op1_mode),
GET_MODE_SIZE (mode)));
if (VECTOR_MODE_P (op0_mode))
gcc_assert (GET_MODE_INNER (mode)
== GET_MODE_INNER (op0_mode));
else
gcc_assert (GET_MODE_INNER (mode) == op0_mode);
if (VECTOR_MODE_P (op1_mode))
gcc_assert (GET_MODE_INNER (mode)
== GET_MODE_INNER (op1_mode));
else
gcc_assert (GET_MODE_INNER (mode) == op1_mode);
unsigned int n_elts, in_n_elts;
if ((GET_CODE (trueop0) == CONST_VECTOR
|| CONST_SCALAR_INT_P (trueop0)
|| CONST_DOUBLE_AS_FLOAT_P (trueop0))
&& (GET_CODE (trueop1) == CONST_VECTOR
|| CONST_SCALAR_INT_P (trueop1)
|| CONST_DOUBLE_AS_FLOAT_P (trueop1))
&& GET_MODE_NUNITS (mode).is_constant (&n_elts)
&& GET_MODE_NUNITS (op0_mode).is_constant (&in_n_elts))
{
rtvec v = rtvec_alloc (n_elts);
unsigned int i;
for (i = 0; i < n_elts; i++)
{
if (i < in_n_elts)
{
if (!VECTOR_MODE_P (op0_mode))
RTVEC_ELT (v, i) = trueop0;
else
RTVEC_ELT (v, i) = CONST_VECTOR_ELT (trueop0, i);
}
else
{
if (!VECTOR_MODE_P (op1_mode))
RTVEC_ELT (v, i) = trueop1;
else
RTVEC_ELT (v, i) = CONST_VECTOR_ELT (trueop1,
i - in_n_elts);
}
}
return gen_rtx_CONST_VECTOR (mode, v);
}
/* Try to merge two VEC_SELECTs from the same vector into a single one.
Restrict the transformation to avoid generating a VEC_SELECT with a
mode unrelated to its operand. */
if (GET_CODE (trueop0) == VEC_SELECT
&& GET_CODE (trueop1) == VEC_SELECT
&& rtx_equal_p (XEXP (trueop0, 0), XEXP (trueop1, 0))
&& GET_MODE_INNER (GET_MODE (XEXP (trueop0, 0)))
== GET_MODE_INNER(mode))
{
rtx par0 = XEXP (trueop0, 1);
rtx par1 = XEXP (trueop1, 1);
int len0 = XVECLEN (par0, 0);
int len1 = XVECLEN (par1, 0);
rtvec vec = rtvec_alloc (len0 + len1);
for (int i = 0; i < len0; i++)
RTVEC_ELT (vec, i) = XVECEXP (par0, 0, i);
for (int i = 0; i < len1; i++)
RTVEC_ELT (vec, len0 + i) = XVECEXP (par1, 0, i);
return simplify_gen_binary (VEC_SELECT, mode, XEXP (trueop0, 0),
gen_rtx_PARALLEL (VOIDmode, vec));
}
/* (vec_concat:
(subreg_lowpart:N OP)
(vec_select:N OP P)) --> OP when P selects the high half
of the OP. */
if (GET_CODE (trueop0) == SUBREG
&& subreg_lowpart_p (trueop0)
&& GET_CODE (trueop1) == VEC_SELECT
&& SUBREG_REG (trueop0) == XEXP (trueop1, 0)
&& !side_effects_p (XEXP (trueop1, 0))
&& vec_series_highpart_p (op1_mode, mode, XEXP (trueop1, 1)))
return XEXP (trueop1, 0);
}
return 0;
default:
gcc_unreachable ();
}
if (mode == GET_MODE (op0)
&& mode == GET_MODE (op1)
&& vec_duplicate_p (op0, &elt0)
&& vec_duplicate_p (op1, &elt1))
{
/* Try applying the operator to ELT and see if that simplifies.
We can duplicate the result if so.
The reason we don't use simplify_gen_binary is that it isn't
necessarily a win to convert things like:
(plus:V (vec_duplicate:V (reg:S R1))
(vec_duplicate:V (reg:S R2)))
to:
(vec_duplicate:V (plus:S (reg:S R1) (reg:S R2)))
The first might be done entirely in vector registers while the
second might need a move between register files. */
tem = simplify_binary_operation (code, GET_MODE_INNER (mode),
elt0, elt1);
if (tem)
return gen_vec_duplicate (mode, tem);
}
return 0;
}
/* Return true if binary operation OP distributes over addition in operand
OPNO, with the other operand being held constant. OPNO counts from 1. */
static bool
distributes_over_addition_p (rtx_code op, int opno)
{
switch (op)
{
case PLUS:
case MINUS:
case MULT:
return true;
case ASHIFT:
return opno == 1;
default:
return false;
}
}
rtx
simplify_const_binary_operation (enum rtx_code code, machine_mode mode,
rtx op0, rtx op1)
{
if (VECTOR_MODE_P (mode)
&& code != VEC_CONCAT
&& GET_CODE (op0) == CONST_VECTOR
&& GET_CODE (op1) == CONST_VECTOR)
{
bool step_ok_p;
if (CONST_VECTOR_STEPPED_P (op0)
&& CONST_VECTOR_STEPPED_P (op1))
/* We can operate directly on the encoding if:
a3 - a2 == a2 - a1 && b3 - b2 == b2 - b1
implies
(a3 op b3) - (a2 op b2) == (a2 op b2) - (a1 op b1)
Addition and subtraction are the supported operators
for which this is true. */
step_ok_p = (code == PLUS || code == MINUS);
else if (CONST_VECTOR_STEPPED_P (op0))
/* We can operate directly on stepped encodings if:
a3 - a2 == a2 - a1
implies:
(a3 op c) - (a2 op c) == (a2 op c) - (a1 op c)
which is true if (x -> x op c) distributes over addition. */
step_ok_p = distributes_over_addition_p (code, 1);
else
/* Similarly in reverse. */
step_ok_p = distributes_over_addition_p (code, 2);
rtx_vector_builder builder;
if (!builder.new_binary_operation (mode, op0, op1, step_ok_p))
return 0;
unsigned int count = builder.encoded_nelts ();
for (unsigned int i = 0; i < count; i++)
{
rtx x = simplify_binary_operation (code, GET_MODE_INNER (mode),
CONST_VECTOR_ELT (op0, i),
CONST_VECTOR_ELT (op1, i));
if (!x || !valid_for_const_vector_p (mode, x))
return 0;
builder.quick_push (x);
}
return builder.build ();
}
if (VECTOR_MODE_P (mode)
&& code == VEC_CONCAT
&& (CONST_SCALAR_INT_P (op0)
|| CONST_FIXED_P (op0)
|| CONST_DOUBLE_AS_FLOAT_P (op0))
&& (CONST_SCALAR_INT_P (op1)
|| CONST_DOUBLE_AS_FLOAT_P (op1)
|| CONST_FIXED_P (op1)))
{
/* Both inputs have a constant number of elements, so the result
must too. */
unsigned n_elts = GET_MODE_NUNITS (mode).to_constant ();
rtvec v = rtvec_alloc (n_elts);
gcc_assert (n_elts >= 2);
if (n_elts == 2)
{
gcc_assert (GET_CODE (op0) != CONST_VECTOR);
gcc_assert (GET_CODE (op1) != CONST_VECTOR);
RTVEC_ELT (v, 0) = op0;
RTVEC_ELT (v, 1) = op1;
}
else
{
unsigned op0_n_elts = GET_MODE_NUNITS (GET_MODE (op0)).to_constant ();
unsigned op1_n_elts = GET_MODE_NUNITS (GET_MODE (op1)).to_constant ();
unsigned i;
gcc_assert (GET_CODE (op0) == CONST_VECTOR);
gcc_assert (GET_CODE (op1) == CONST_VECTOR);
gcc_assert (op0_n_elts + op1_n_elts == n_elts);
for (i = 0; i < op0_n_elts; ++i)
RTVEC_ELT (v, i) = CONST_VECTOR_ELT (op0, i);
for (i = 0; i < op1_n_elts; ++i)
RTVEC_ELT (v, op0_n_elts+i) = CONST_VECTOR_ELT (op1, i);
}
return gen_rtx_CONST_VECTOR (mode, v);
}
if (VECTOR_MODE_P (mode)
&& GET_CODE (op0) == CONST_VECTOR
&& (CONST_SCALAR_INT_P (op1) || CONST_DOUBLE_AS_FLOAT_P (op1))
&& (CONST_VECTOR_DUPLICATE_P (op0)
|| CONST_VECTOR_NUNITS (op0).is_constant ()))
{
switch (code)
{
case PLUS:
case MINUS:
case MULT:
case DIV:
case MOD:
case UDIV:
case UMOD:
case AND:
case IOR:
case XOR:
case SMIN:
case SMAX:
case UMIN:
case UMAX:
case LSHIFTRT:
case ASHIFTRT:
case ASHIFT:
case ROTATE:
case ROTATERT:
case SS_PLUS:
case US_PLUS:
case SS_MINUS:
case US_MINUS:
case SS_ASHIFT:
case US_ASHIFT:
case COPYSIGN:
break;
default:
return NULL_RTX;
}
unsigned int npatterns = (CONST_VECTOR_DUPLICATE_P (op0)
? CONST_VECTOR_NPATTERNS (op0)
: CONST_VECTOR_NUNITS (op0).to_constant ());
rtx_vector_builder builder (mode, npatterns, 1);
for (unsigned i = 0; i < npatterns; i++)
{
rtx x = simplify_binary_operation (code, GET_MODE_INNER (mode),
CONST_VECTOR_ELT (op0, i), op1);
if (!x || !valid_for_const_vector_p (mode, x))
return 0;
builder.quick_push (x);
}
return builder.build ();
}
if (SCALAR_FLOAT_MODE_P (mode)
&& CONST_DOUBLE_AS_FLOAT_P (op0)
&& CONST_DOUBLE_AS_FLOAT_P (op1)
&& mode == GET_MODE (op0) && mode == GET_MODE (op1))
{
if (code == AND
|| code == IOR
|| code == XOR)
{
long tmp0[4];
long tmp1[4];
REAL_VALUE_TYPE r;
int i;
real_to_target (tmp0, CONST_DOUBLE_REAL_VALUE (op0),
GET_MODE (op0));
real_to_target (tmp1, CONST_DOUBLE_REAL_VALUE (op1),
GET_MODE (op1));
for (i = 0; i < 4; i++)
{
switch (code)
{
case AND:
tmp0[i] &= tmp1[i];
break;
case IOR:
tmp0[i] |= tmp1[i];
break;
case XOR:
tmp0[i] ^= tmp1[i];
break;
default:
gcc_unreachable ();
}
}
real_from_target (&r, tmp0, mode);
return const_double_from_real_value (r, mode);
}
else if (code == COPYSIGN)
{
REAL_VALUE_TYPE f0, f1;
real_convert (&f0, mode, CONST_DOUBLE_REAL_VALUE (op0));
real_convert (&f1, mode, CONST_DOUBLE_REAL_VALUE (op1));
real_copysign (&f0, &f1);
return const_double_from_real_value (f0, mode);
}
else
{
REAL_VALUE_TYPE f0, f1, value, result;
const REAL_VALUE_TYPE *opr0, *opr1;
bool inexact;
opr0 = CONST_DOUBLE_REAL_VALUE (op0);
opr1 = CONST_DOUBLE_REAL_VALUE (op1);
if (HONOR_SNANS (mode)
&& (REAL_VALUE_ISSIGNALING_NAN (*opr0)
|| REAL_VALUE_ISSIGNALING_NAN (*opr1)))
return 0;
real_convert (&f0, mode, opr0);
real_convert (&f1, mode, opr1);
if (code == DIV
&& real_equal (&f1, &dconst0)
&& (flag_trapping_math || ! MODE_HAS_INFINITIES (mode)))
return 0;
if (MODE_HAS_INFINITIES (mode) && HONOR_NANS (mode)
&& flag_trapping_math
&& REAL_VALUE_ISINF (f0) && REAL_VALUE_ISINF (f1))
{
int s0 = REAL_VALUE_NEGATIVE (f0);
int s1 = REAL_VALUE_NEGATIVE (f1);
switch (code)
{
case PLUS:
/* Inf + -Inf = NaN plus exception. */
if (s0 != s1)
return 0;
break;
case MINUS:
/* Inf - Inf = NaN plus exception. */
if (s0 == s1)
return 0;
break;
case DIV:
/* Inf / Inf = NaN plus exception. */
return 0;
default:
break;
}
}
if (code == MULT && MODE_HAS_INFINITIES (mode) && HONOR_NANS (mode)
&& flag_trapping_math
&& ((REAL_VALUE_ISINF (f0) && real_equal (&f1, &dconst0))
|| (REAL_VALUE_ISINF (f1)
&& real_equal (&f0, &dconst0))))
/* Inf * 0 = NaN plus exception. */
return 0;
inexact = real_arithmetic (&value, rtx_to_tree_code (code),
&f0, &f1);
real_convert (&result, mode, &value);
/* Don't constant fold this floating point operation if
the result has overflowed and flag_trapping_math. */
if (flag_trapping_math
&& MODE_HAS_INFINITIES (mode)
&& REAL_VALUE_ISINF (result)
&& !REAL_VALUE_ISINF (f0)
&& !REAL_VALUE_ISINF (f1))
/* Overflow plus exception. */
return 0;
/* Don't constant fold this floating point operation if the
result may dependent upon the run-time rounding mode and
flag_rounding_math is set, or if GCC's software emulation
is unable to accurately represent the result. */
if ((flag_rounding_math
|| (MODE_COMPOSITE_P (mode) && !flag_unsafe_math_optimizations))
&& (inexact || !real_identical (&result, &value)))
return NULL_RTX;
return const_double_from_real_value (result, mode);
}
}
/* We can fold some multi-word operations. */
scalar_int_mode int_mode;
if (is_a (mode, &int_mode)
&& CONST_SCALAR_INT_P (op0)
&& CONST_SCALAR_INT_P (op1)
&& GET_MODE_PRECISION (int_mode) <= MAX_BITSIZE_MODE_ANY_INT)
{
wide_int result;
wi::overflow_type overflow;
rtx_mode_t pop0 = rtx_mode_t (op0, int_mode);
rtx_mode_t pop1 = rtx_mode_t (op1, int_mode);
#if TARGET_SUPPORTS_WIDE_INT == 0
/* This assert keeps the simplification from producing a result
that cannot be represented in a CONST_DOUBLE but a lot of
upstream callers expect that this function never fails to
simplify something and so you if you added this to the test
above the code would die later anyway. If this assert
happens, you just need to make the port support wide int. */
gcc_assert (GET_MODE_PRECISION (int_mode) <= HOST_BITS_PER_DOUBLE_INT);
#endif
switch (code)
{
case MINUS:
result = wi::sub (pop0, pop1);
break;
case PLUS:
result = wi::add (pop0, pop1);
break;
case MULT:
result = wi::mul (pop0, pop1);
break;
case DIV:
result = wi::div_trunc (pop0, pop1, SIGNED, &overflow);
if (overflow)
return NULL_RTX;
break;
case MOD:
result = wi::mod_trunc (pop0, pop1, SIGNED, &overflow);
if (overflow)
return NULL_RTX;
break;
case UDIV:
result = wi::div_trunc (pop0, pop1, UNSIGNED, &overflow);
if (overflow)
return NULL_RTX;
break;
case UMOD:
result = wi::mod_trunc (pop0, pop1, UNSIGNED, &overflow);
if (overflow)
return NULL_RTX;
break;
case AND:
result = wi::bit_and (pop0, pop1);
break;
case IOR:
result = wi::bit_or (pop0, pop1);
break;
case XOR:
result = wi::bit_xor (pop0, pop1);
break;
case SMIN:
result = wi::smin (pop0, pop1);
break;
case SMAX:
result = wi::smax (pop0, pop1);
break;
case UMIN:
result = wi::umin (pop0, pop1);
break;
case UMAX:
result = wi::umax (pop0, pop1);
break;
case LSHIFTRT:
case ASHIFTRT:
case ASHIFT:
case SS_ASHIFT:
case US_ASHIFT:
{
/* The shift count might be in SImode while int_mode might
be narrower. On IA-64 it is even DImode. If the shift
count is too large and doesn't fit into int_mode, we'd
ICE. So, if int_mode is narrower than word, use
word_mode for the shift count. */
if (GET_MODE (op1) == VOIDmode
&& GET_MODE_PRECISION (int_mode) < BITS_PER_WORD)
pop1 = rtx_mode_t (op1, word_mode);
wide_int wop1 = pop1;
if (SHIFT_COUNT_TRUNCATED)
wop1 = wi::umod_trunc (wop1, GET_MODE_PRECISION (int_mode));
else if (wi::geu_p (wop1, GET_MODE_PRECISION (int_mode)))
return NULL_RTX;
switch (code)
{
case LSHIFTRT:
result = wi::lrshift (pop0, wop1);
break;
case ASHIFTRT:
result = wi::arshift (pop0, wop1);
break;
case ASHIFT:
result = wi::lshift (pop0, wop1);
break;
case SS_ASHIFT:
if (wi::leu_p (wop1, wi::clrsb (pop0)))
result = wi::lshift (pop0, wop1);
else if (wi::neg_p (pop0))
result = wi::min_value (int_mode, SIGNED);
else
result = wi::max_value (int_mode, SIGNED);
break;
case US_ASHIFT:
if (wi::eq_p (pop0, 0))
result = pop0;
else if (wi::leu_p (wop1, wi::clz (pop0)))
result = wi::lshift (pop0, wop1);
else
result = wi::max_value (int_mode, UNSIGNED);
break;
default:
gcc_unreachable ();
}
break;
}
case ROTATE:
case ROTATERT:
{
/* The rotate count might be in SImode while int_mode might
be narrower. On IA-64 it is even DImode. If the shift
count is too large and doesn't fit into int_mode, we'd
ICE. So, if int_mode is narrower than word, use
word_mode for the shift count. */
if (GET_MODE (op1) == VOIDmode
&& GET_MODE_PRECISION (int_mode) < BITS_PER_WORD)
pop1 = rtx_mode_t (op1, word_mode);
if (wi::neg_p (pop1))
return NULL_RTX;
switch (code)
{
case ROTATE:
result = wi::lrotate (pop0, pop1);
break;
case ROTATERT:
result = wi::rrotate (pop0, pop1);
break;
default:
gcc_unreachable ();
}
break;
}
case SS_PLUS:
result = wi::add (pop0, pop1, SIGNED, &overflow);
clamp_signed_saturation:
if (overflow == wi::OVF_OVERFLOW)
result = wi::max_value (GET_MODE_PRECISION (int_mode), SIGNED);
else if (overflow == wi::OVF_UNDERFLOW)
result = wi::min_value (GET_MODE_PRECISION (int_mode), SIGNED);
else if (overflow != wi::OVF_NONE)
return NULL_RTX;
break;
case US_PLUS:
result = wi::add (pop0, pop1, UNSIGNED, &overflow);
clamp_unsigned_saturation:
if (overflow != wi::OVF_NONE)
result = wi::max_value (GET_MODE_PRECISION (int_mode), UNSIGNED);
break;
case SS_MINUS:
result = wi::sub (pop0, pop1, SIGNED, &overflow);
goto clamp_signed_saturation;
case US_MINUS:
result = wi::sub (pop0, pop1, UNSIGNED, &overflow);
if (overflow != wi::OVF_NONE)
result = wi::min_value (GET_MODE_PRECISION (int_mode), UNSIGNED);
break;
case SS_MULT:
result = wi::mul (pop0, pop1, SIGNED, &overflow);
goto clamp_signed_saturation;
case US_MULT:
result = wi::mul (pop0, pop1, UNSIGNED, &overflow);
goto clamp_unsigned_saturation;
case SMUL_HIGHPART:
result = wi::mul_high (pop0, pop1, SIGNED);
break;
case UMUL_HIGHPART:
result = wi::mul_high (pop0, pop1, UNSIGNED);
break;
default:
return NULL_RTX;
}
return immed_wide_int_const (result, int_mode);
}
/* Handle polynomial integers. */
if (NUM_POLY_INT_COEFFS > 1
&& is_a (mode, &int_mode)
&& poly_int_rtx_p (op0)
&& poly_int_rtx_p (op1))
{
poly_wide_int result;
switch (code)
{
case PLUS:
result = wi::to_poly_wide (op0, mode) + wi::to_poly_wide (op1, mode);
break;
case MINUS:
result = wi::to_poly_wide (op0, mode) - wi::to_poly_wide (op1, mode);
break;
case MULT:
if (CONST_SCALAR_INT_P (op1))
result = wi::to_poly_wide (op0, mode) * rtx_mode_t (op1, mode);
else
return NULL_RTX;
break;
case ASHIFT:
if (CONST_SCALAR_INT_P (op1))
{
wide_int shift
= rtx_mode_t (op1,
GET_MODE (op1) == VOIDmode
&& GET_MODE_PRECISION (int_mode) < BITS_PER_WORD
? word_mode : mode);
if (SHIFT_COUNT_TRUNCATED)
shift = wi::umod_trunc (shift, GET_MODE_PRECISION (int_mode));
else if (wi::geu_p (shift, GET_MODE_PRECISION (int_mode)))
return NULL_RTX;
result = wi::to_poly_wide (op0, mode) << shift;
}
else
return NULL_RTX;
break;
case IOR:
if (!CONST_SCALAR_INT_P (op1)
|| !can_ior_p (wi::to_poly_wide (op0, mode),
rtx_mode_t (op1, mode), &result))
return NULL_RTX;
break;
default:
return NULL_RTX;
}
return immed_wide_int_const (result, int_mode);
}
return NULL_RTX;
}
/* Return a positive integer if X should sort after Y. The value
returned is 1 if and only if X and Y are both regs. */
static int
simplify_plus_minus_op_data_cmp (rtx x, rtx y)
{
int result;
result = (commutative_operand_precedence (y)
- commutative_operand_precedence (x));
if (result)
return result + result;
/* Group together equal REGs to do more simplification. */
if (REG_P (x) && REG_P (y))
return REGNO (x) > REGNO (y);
return 0;
}
/* Simplify and canonicalize a PLUS or MINUS, at least one of whose
operands may be another PLUS or MINUS.
Rather than test for specific case, we do this by a brute-force method
and do all possible simplifications until no more changes occur. Then
we rebuild the operation.
May return NULL_RTX when no changes were made. */
rtx
simplify_context::simplify_plus_minus (rtx_code code, machine_mode mode,
rtx op0, rtx op1)
{
struct simplify_plus_minus_op_data
{
rtx op;
short neg;
} ops[16];
rtx result, tem;
int n_ops = 2;
int changed, n_constants, canonicalized = 0;
int i, j;
memset (ops, 0, sizeof ops);
/* Set up the two operands and then expand them until nothing has been
changed. If we run out of room in our array, give up; this should
almost never happen. */
ops[0].op = op0;
ops[0].neg = 0;
ops[1].op = op1;
ops[1].neg = (code == MINUS);
do
{
changed = 0;
n_constants = 0;
for (i = 0; i < n_ops; i++)
{
rtx this_op = ops[i].op;
int this_neg = ops[i].neg;
enum rtx_code this_code = GET_CODE (this_op);
switch (this_code)
{
case PLUS:
case MINUS:
if (n_ops == ARRAY_SIZE (ops))
return NULL_RTX;
ops[n_ops].op = XEXP (this_op, 1);
ops[n_ops].neg = (this_code == MINUS) ^ this_neg;
n_ops++;
ops[i].op = XEXP (this_op, 0);
changed = 1;
/* If this operand was negated then we will potentially
canonicalize the expression. Similarly if we don't
place the operands adjacent we're re-ordering the
expression and thus might be performing a
canonicalization. Ignore register re-ordering.
??? It might be better to shuffle the ops array here,
but then (plus (plus (A, B), plus (C, D))) wouldn't
be seen as non-canonical. */
if (this_neg
|| (i != n_ops - 2
&& !(REG_P (ops[i].op) && REG_P (ops[n_ops - 1].op))))
canonicalized = 1;
break;
case NEG:
ops[i].op = XEXP (this_op, 0);
ops[i].neg = ! this_neg;
changed = 1;
canonicalized = 1;
break;
case CONST:
if (n_ops != ARRAY_SIZE (ops)
&& GET_CODE (XEXP (this_op, 0)) == PLUS
&& CONSTANT_P (XEXP (XEXP (this_op, 0), 0))
&& CONSTANT_P (XEXP (XEXP (this_op, 0), 1)))
{
ops[i].op = XEXP (XEXP (this_op, 0), 0);
ops[n_ops].op = XEXP (XEXP (this_op, 0), 1);
ops[n_ops].neg = this_neg;
n_ops++;
changed = 1;
canonicalized = 1;
}
break;
case NOT:
/* ~a -> (-a - 1) */
if (n_ops != ARRAY_SIZE (ops))
{
ops[n_ops].op = CONSTM1_RTX (mode);
ops[n_ops++].neg = this_neg;
ops[i].op = XEXP (this_op, 0);
ops[i].neg = !this_neg;
changed = 1;
canonicalized = 1;
}
break;
CASE_CONST_SCALAR_INT:
case CONST_POLY_INT:
n_constants++;
if (this_neg)
{
ops[i].op = neg_poly_int_rtx (mode, this_op);
ops[i].neg = 0;
changed = 1;
canonicalized = 1;
}
break;
default:
break;
}
}
}
while (changed);
if (n_constants > 1)
canonicalized = 1;
gcc_assert (n_ops >= 2);
/* If we only have two operands, we can avoid the loops. */
if (n_ops == 2)
{
enum rtx_code code = ops[0].neg || ops[1].neg ? MINUS : PLUS;
rtx lhs, rhs;
/* Get the two operands. Be careful with the order, especially for
the cases where code == MINUS. */
if (ops[0].neg && ops[1].neg)
{
lhs = gen_rtx_NEG (mode, ops[0].op);
rhs = ops[1].op;
}
else if (ops[0].neg)
{
lhs = ops[1].op;
rhs = ops[0].op;
}
else
{
lhs = ops[0].op;
rhs = ops[1].op;
}
return simplify_const_binary_operation (code, mode, lhs, rhs);
}
/* Now simplify each pair of operands until nothing changes. */
while (1)
{
/* Insertion sort is good enough for a small array. */
for (i = 1; i < n_ops; i++)
{
struct simplify_plus_minus_op_data save;
int cmp;
j = i - 1;
cmp = simplify_plus_minus_op_data_cmp (ops[j].op, ops[i].op);
if (cmp <= 0)
continue;
/* Just swapping registers doesn't count as canonicalization. */
if (cmp != 1)
canonicalized = 1;
save = ops[i];
do
ops[j + 1] = ops[j];
while (j--
&& simplify_plus_minus_op_data_cmp (ops[j].op, save.op) > 0);
ops[j + 1] = save;
}
changed = 0;
for (i = n_ops - 1; i > 0; i--)
for (j = i - 1; j >= 0; j--)
{
rtx lhs = ops[j].op, rhs = ops[i].op;
int lneg = ops[j].neg, rneg = ops[i].neg;
if (lhs != 0 && rhs != 0)
{
enum rtx_code ncode = PLUS;
if (lneg != rneg)
{
ncode = MINUS;
if (lneg)
std::swap (lhs, rhs);
}
else if (swap_commutative_operands_p (lhs, rhs))
std::swap (lhs, rhs);
if ((GET_CODE (lhs) == CONST || CONST_INT_P (lhs))
&& (GET_CODE (rhs) == CONST || CONST_INT_P (rhs)))
{
rtx tem_lhs, tem_rhs;
tem_lhs = GET_CODE (lhs) == CONST ? XEXP (lhs, 0) : lhs;
tem_rhs = GET_CODE (rhs) == CONST ? XEXP (rhs, 0) : rhs;
tem = simplify_binary_operation (ncode, mode, tem_lhs,
tem_rhs);
if (tem && !CONSTANT_P (tem))
tem = gen_rtx_CONST (GET_MODE (tem), tem);
}
else
tem = simplify_binary_operation (ncode, mode, lhs, rhs);
if (tem)
{
/* Reject "simplifications" that just wrap the two
arguments in a CONST. Failure to do so can result
in infinite recursion with simplify_binary_operation
when it calls us to simplify CONST operations.
Also, if we find such a simplification, don't try
any more combinations with this rhs: We must have
something like symbol+offset, ie. one of the
trivial CONST expressions we handle later. */
if (GET_CODE (tem) == CONST
&& GET_CODE (XEXP (tem, 0)) == ncode
&& XEXP (XEXP (tem, 0), 0) == lhs
&& XEXP (XEXP (tem, 0), 1) == rhs)
break;
lneg &= rneg;
if (GET_CODE (tem) == NEG)
tem = XEXP (tem, 0), lneg = !lneg;
if (poly_int_rtx_p (tem) && lneg)
tem = neg_poly_int_rtx (mode, tem), lneg = 0;
ops[i].op = tem;
ops[i].neg = lneg;
ops[j].op = NULL_RTX;
changed = 1;
canonicalized = 1;
}
}
}
if (!changed)
break;
/* Pack all the operands to the lower-numbered entries. */
for (i = 0, j = 0; j < n_ops; j++)
if (ops[j].op)
{
ops[i] = ops[j];
i++;
}
n_ops = i;
}
/* If nothing changed, check that rematerialization of rtl instructions
is still required. */
if (!canonicalized)
{
/* Perform rematerialization if only all operands are registers and
all operations are PLUS. */
/* ??? Also disallow (non-global, non-frame) fixed registers to work
around rs6000 and how it uses the CA register. See PR67145. */
for (i = 0; i < n_ops; i++)
if (ops[i].neg
|| !REG_P (ops[i].op)
|| (REGNO (ops[i].op) < FIRST_PSEUDO_REGISTER
&& fixed_regs[REGNO (ops[i].op)]
&& !global_regs[REGNO (ops[i].op)]
&& ops[i].op != frame_pointer_rtx
&& ops[i].op != arg_pointer_rtx
&& ops[i].op != stack_pointer_rtx))
return NULL_RTX;
goto gen_result;
}
/* Create (minus -C X) instead of (neg (const (plus X C))). */
if (n_ops == 2
&& CONST_INT_P (ops[1].op)
&& CONSTANT_P (ops[0].op)
&& ops[0].neg)
return gen_rtx_fmt_ee (MINUS, mode, ops[1].op, ops[0].op);
/* We suppressed creation of trivial CONST expressions in the
combination loop to avoid recursion. Create one manually now.
The combination loop should have ensured that there is exactly
one CONST_INT, and the sort will have ensured that it is last
in the array and that any other constant will be next-to-last. */
if (n_ops > 1
&& poly_int_rtx_p (ops[n_ops - 1].op)
&& CONSTANT_P (ops[n_ops - 2].op))
{
rtx value = ops[n_ops - 1].op;
if (ops[n_ops - 1].neg ^ ops[n_ops - 2].neg)
value = neg_poly_int_rtx (mode, value);
if (CONST_INT_P (value))
{
ops[n_ops - 2].op = plus_constant (mode, ops[n_ops - 2].op,
INTVAL (value));
n_ops--;
}
}
/* Put a non-negated operand first, if possible. */
for (i = 0; i < n_ops && ops[i].neg; i++)
continue;
if (i == n_ops)
ops[0].op = gen_rtx_NEG (mode, ops[0].op);
else if (i != 0)
{
tem = ops[0].op;
ops[0] = ops[i];
ops[i].op = tem;
ops[i].neg = 1;
}
/* Now make the result by performing the requested operations. */
gen_result:
result = ops[0].op;
for (i = 1; i < n_ops; i++)
result = gen_rtx_fmt_ee (ops[i].neg ? MINUS : PLUS,
mode, result, ops[i].op);
return result;
}
/* Check whether an operand is suitable for calling simplify_plus_minus. */
static bool
plus_minus_operand_p (const_rtx x)
{
return GET_CODE (x) == PLUS
|| GET_CODE (x) == MINUS
|| (GET_CODE (x) == CONST
&& GET_CODE (XEXP (x, 0)) == PLUS
&& CONSTANT_P (XEXP (XEXP (x, 0), 0))
&& CONSTANT_P (XEXP (XEXP (x, 0), 1)));
}
/* Like simplify_binary_operation except used for relational operators.
MODE is the mode of the result. If MODE is VOIDmode, both operands must
not also be VOIDmode.
CMP_MODE specifies in which mode the comparison is done in, so it is
the mode of the operands. If CMP_MODE is VOIDmode, it is taken from
the operands or, if both are VOIDmode, the operands are compared in
"infinite precision". */
rtx
simplify_context::simplify_relational_operation (rtx_code code,
machine_mode mode,
machine_mode cmp_mode,
rtx op0, rtx op1)
{
rtx tem, trueop0, trueop1;
if (cmp_mode == VOIDmode)
cmp_mode = GET_MODE (op0);
if (cmp_mode == VOIDmode)
cmp_mode = GET_MODE (op1);
tem = simplify_const_relational_operation (code, cmp_mode, op0, op1);
if (tem)
return relational_result (mode, cmp_mode, tem);
/* For the following tests, ensure const0_rtx is op1. */
if (swap_commutative_operands_p (op0, op1)
|| (op0 == const0_rtx && op1 != const0_rtx))
std::swap (op0, op1), code = swap_condition (code);
/* If op0 is a compare, extract the comparison arguments from it. */
if (GET_CODE (op0) == COMPARE && op1 == const0_rtx)
return simplify_gen_relational (code, mode, VOIDmode,
XEXP (op0, 0), XEXP (op0, 1));
if (GET_MODE_CLASS (cmp_mode) == MODE_CC)
return NULL_RTX;
trueop0 = avoid_constant_pool_reference (op0);
trueop1 = avoid_constant_pool_reference (op1);
return simplify_relational_operation_1 (code, mode, cmp_mode,
trueop0, trueop1);
}
/* This part of simplify_relational_operation is only used when CMP_MODE
is not in class MODE_CC (i.e. it is a real comparison).
MODE is the mode of the result, while CMP_MODE specifies in which
mode the comparison is done in, so it is the mode of the operands. */
rtx
simplify_context::simplify_relational_operation_1 (rtx_code code,
machine_mode mode,
machine_mode cmp_mode,
rtx op0, rtx op1)
{
enum rtx_code op0code = GET_CODE (op0);
if (op1 == const0_rtx && COMPARISON_P (op0))
{
/* If op0 is a comparison, extract the comparison arguments
from it. */
if (code == NE)
{
if (GET_MODE (op0) == mode)
return simplify_rtx (op0);
else
return simplify_gen_relational (GET_CODE (op0), mode, VOIDmode,
XEXP (op0, 0), XEXP (op0, 1));
}
else if (code == EQ)
{
enum rtx_code new_code = reversed_comparison_code (op0, NULL);
if (new_code != UNKNOWN)
return simplify_gen_relational (new_code, mode, VOIDmode,
XEXP (op0, 0), XEXP (op0, 1));
}
}
/* (LTU/GEU (PLUS a C) C), where C is constant, can be simplified to
(GEU/LTU a -C). Likewise for (LTU/GEU (PLUS a C) a). */
if ((code == LTU || code == GEU)
&& GET_CODE (op0) == PLUS
&& CONST_INT_P (XEXP (op0, 1))
&& (rtx_equal_p (op1, XEXP (op0, 0))
|| rtx_equal_p (op1, XEXP (op0, 1)))
/* (LTU/GEU (PLUS a 0) 0) is not the same as (GEU/LTU a 0). */
&& XEXP (op0, 1) != const0_rtx)
{
rtx new_cmp
= simplify_gen_unary (NEG, cmp_mode, XEXP (op0, 1), cmp_mode);
return simplify_gen_relational ((code == LTU ? GEU : LTU), mode,
cmp_mode, XEXP (op0, 0), new_cmp);
}
/* (GTU (PLUS a C) (C - 1)) where C is a non-zero constant can be
transformed into (LTU a -C). */
if (code == GTU && GET_CODE (op0) == PLUS && CONST_INT_P (op1)
&& CONST_INT_P (XEXP (op0, 1))
&& (UINTVAL (op1) == UINTVAL (XEXP (op0, 1)) - 1)
&& XEXP (op0, 1) != const0_rtx)
{
rtx new_cmp
= simplify_gen_unary (NEG, cmp_mode, XEXP (op0, 1), cmp_mode);
return simplify_gen_relational (LTU, mode, cmp_mode,
XEXP (op0, 0), new_cmp);
}
/* Canonicalize (LTU/GEU (PLUS a b) b) as (LTU/GEU (PLUS a b) a). */
if ((code == LTU || code == GEU)
&& GET_CODE (op0) == PLUS
&& rtx_equal_p (op1, XEXP (op0, 1))
/* Don't recurse "infinitely" for (LTU/GEU (PLUS b b) b). */
&& !rtx_equal_p (op1, XEXP (op0, 0)))
return simplify_gen_relational (code, mode, cmp_mode, op0,
copy_rtx (XEXP (op0, 0)));
if (op1 == const0_rtx)
{
/* Canonicalize (GTU x 0) as (NE x 0). */
if (code == GTU)
return simplify_gen_relational (NE, mode, cmp_mode, op0, op1);
/* Canonicalize (LEU x 0) as (EQ x 0). */
if (code == LEU)
return simplify_gen_relational (EQ, mode, cmp_mode, op0, op1);
}
else if (op1 == const1_rtx)
{
switch (code)
{
case GE:
/* Canonicalize (GE x 1) as (GT x 0). */
return simplify_gen_relational (GT, mode, cmp_mode,
op0, const0_rtx);
case GEU:
/* Canonicalize (GEU x 1) as (NE x 0). */
return simplify_gen_relational (NE, mode, cmp_mode,
op0, const0_rtx);
case LT:
/* Canonicalize (LT x 1) as (LE x 0). */
return simplify_gen_relational (LE, mode, cmp_mode,
op0, const0_rtx);
case LTU:
/* Canonicalize (LTU x 1) as (EQ x 0). */
return simplify_gen_relational (EQ, mode, cmp_mode,
op0, const0_rtx);
default:
break;
}
}
else if (op1 == constm1_rtx)
{
/* Canonicalize (LE x -1) as (LT x 0). */
if (code == LE)
return simplify_gen_relational (LT, mode, cmp_mode, op0, const0_rtx);
/* Canonicalize (GT x -1) as (GE x 0). */
if (code == GT)
return simplify_gen_relational (GE, mode, cmp_mode, op0, const0_rtx);
}
/* (eq/ne (plus x cst1) cst2) simplifies to (eq/ne x (cst2 - cst1)) */
if ((code == EQ || code == NE)
&& (op0code == PLUS || op0code == MINUS)
&& CONSTANT_P (op1)
&& CONSTANT_P (XEXP (op0, 1))
&& (INTEGRAL_MODE_P (cmp_mode) || flag_unsafe_math_optimizations))
{
rtx x = XEXP (op0, 0);
rtx c = XEXP (op0, 1);
enum rtx_code invcode = op0code == PLUS ? MINUS : PLUS;
rtx tem = simplify_gen_binary (invcode, cmp_mode, op1, c);
/* Detect an infinite recursive condition, where we oscillate at this
simplification case between:
A + B == C <---> C - B == A,
where A, B, and C are all constants with non-simplifiable expressions,
usually SYMBOL_REFs. */
if (GET_CODE (tem) == invcode
&& CONSTANT_P (x)
&& rtx_equal_p (c, XEXP (tem, 1)))
return NULL_RTX;
return simplify_gen_relational (code, mode, cmp_mode, x, tem);
}
/* (ne:SI (zero_extract:SI FOO (const_int 1) BAR) (const_int 0))) is
the same as (zero_extract:SI FOO (const_int 1) BAR). */
scalar_int_mode int_mode, int_cmp_mode;
if (code == NE
&& op1 == const0_rtx
&& is_int_mode (mode, &int_mode)
&& is_a (cmp_mode, &int_cmp_mode)
/* ??? Work-around BImode bugs in the ia64 backend. */
&& int_mode != BImode
&& int_cmp_mode != BImode
&& nonzero_bits (op0, int_cmp_mode) == 1
&& STORE_FLAG_VALUE == 1)
return GET_MODE_SIZE (int_mode) > GET_MODE_SIZE (int_cmp_mode)
? simplify_gen_unary (ZERO_EXTEND, int_mode, op0, int_cmp_mode)
: lowpart_subreg (int_mode, op0, int_cmp_mode);
/* (eq/ne (xor x y) 0) simplifies to (eq/ne x y). */
if ((code == EQ || code == NE)
&& op1 == const0_rtx
&& op0code == XOR)
return simplify_gen_relational (code, mode, cmp_mode,
XEXP (op0, 0), XEXP (op0, 1));
/* (eq/ne (xor x y) x) simplifies to (eq/ne y 0). */
if ((code == EQ || code == NE)
&& op0code == XOR
&& rtx_equal_p (XEXP (op0, 0), op1)
&& !side_effects_p (XEXP (op0, 0)))
return simplify_gen_relational (code, mode, cmp_mode, XEXP (op0, 1),
CONST0_RTX (mode));
/* Likewise (eq/ne (xor x y) y) simplifies to (eq/ne x 0). */
if ((code == EQ || code == NE)
&& op0code == XOR
&& rtx_equal_p (XEXP (op0, 1), op1)
&& !side_effects_p (XEXP (op0, 1)))
return simplify_gen_relational (code, mode, cmp_mode, XEXP (op0, 0),
CONST0_RTX (mode));
/* (eq/ne (xor x C1) C2) simplifies to (eq/ne x (C1^C2)). */
if ((code == EQ || code == NE)
&& op0code == XOR
&& CONST_SCALAR_INT_P (op1)
&& CONST_SCALAR_INT_P (XEXP (op0, 1)))
return simplify_gen_relational (code, mode, cmp_mode, XEXP (op0, 0),
simplify_gen_binary (XOR, cmp_mode,
XEXP (op0, 1), op1));
/* Simplify eq/ne (and/ior x y) x/y) for targets with a BICS instruction or
constant folding if x/y is a constant. */
if ((code == EQ || code == NE)
&& (op0code == AND || op0code == IOR)
&& !side_effects_p (op1)
&& op1 != CONST0_RTX (cmp_mode))
{
/* Both (eq/ne (and x y) x) and (eq/ne (ior x y) y) simplify to
(eq/ne (and (not y) x) 0). */
if ((op0code == AND && rtx_equal_p (XEXP (op0, 0), op1))
|| (op0code == IOR && rtx_equal_p (XEXP (op0, 1), op1)))
{
rtx not_y = simplify_gen_unary (NOT, cmp_mode, XEXP (op0, 1),
cmp_mode);
rtx lhs = simplify_gen_binary (AND, cmp_mode, not_y, XEXP (op0, 0));
return simplify_gen_relational (code, mode, cmp_mode, lhs,
CONST0_RTX (cmp_mode));
}
/* Both (eq/ne (and x y) y) and (eq/ne (ior x y) x) simplify to
(eq/ne (and (not x) y) 0). */
if ((op0code == AND && rtx_equal_p (XEXP (op0, 1), op1))
|| (op0code == IOR && rtx_equal_p (XEXP (op0, 0), op1)))
{
rtx not_x = simplify_gen_unary (NOT, cmp_mode, XEXP (op0, 0),
cmp_mode);
rtx lhs = simplify_gen_binary (AND, cmp_mode, not_x, XEXP (op0, 1));
return simplify_gen_relational (code, mode, cmp_mode, lhs,
CONST0_RTX (cmp_mode));
}
}
/* (eq/ne (bswap x) C1) simplifies to (eq/ne x C2) with C2 swapped. */
if ((code == EQ || code == NE)
&& GET_CODE (op0) == BSWAP
&& CONST_SCALAR_INT_P (op1))
return simplify_gen_relational (code, mode, cmp_mode, XEXP (op0, 0),
simplify_gen_unary (BSWAP, cmp_mode,
op1, cmp_mode));
/* (eq/ne (bswap x) (bswap y)) simplifies to (eq/ne x y). */
if ((code == EQ || code == NE)
&& GET_CODE (op0) == BSWAP
&& GET_CODE (op1) == BSWAP)
return simplify_gen_relational (code, mode, cmp_mode,
XEXP (op0, 0), XEXP (op1, 0));
if (op0code == POPCOUNT && op1 == const0_rtx)
switch (code)
{
case EQ:
case LE:
case LEU:
/* (eq (popcount x) (const_int 0)) -> (eq x (const_int 0)). */
return simplify_gen_relational (EQ, mode, GET_MODE (XEXP (op0, 0)),
XEXP (op0, 0), const0_rtx);
case NE:
case GT:
case GTU:
/* (ne (popcount x) (const_int 0)) -> (ne x (const_int 0)). */
return simplify_gen_relational (NE, mode, GET_MODE (XEXP (op0, 0)),
XEXP (op0, 0), const0_rtx);
default:
break;
}
/* (ne:SI (subreg:QI (ashift:SI x 7) 0) 0) -> (and:SI x 1). */
if (code == NE
&& op1 == const0_rtx
&& (op0code == TRUNCATE
|| (partial_subreg_p (op0)
&& subreg_lowpart_p (op0)))
&& SCALAR_INT_MODE_P (mode)
&& STORE_FLAG_VALUE == 1)
{
rtx tmp = XEXP (op0, 0);
if (GET_CODE (tmp) == ASHIFT
&& GET_MODE (tmp) == mode
&& CONST_INT_P (XEXP (tmp, 1))
&& is_int_mode (GET_MODE (op0), &int_mode)
&& INTVAL (XEXP (tmp, 1)) == GET_MODE_PRECISION (int_mode) - 1)
return simplify_gen_binary (AND, mode, XEXP (tmp, 0), const1_rtx);
}
return NULL_RTX;
}
enum
{
CMP_EQ = 1,
CMP_LT = 2,
CMP_GT = 4,
CMP_LTU = 8,
CMP_GTU = 16
};
/* Convert the known results for EQ, LT, GT, LTU, GTU contained in
KNOWN_RESULT to a CONST_INT, based on the requested comparison CODE
For KNOWN_RESULT to make sense it should be either CMP_EQ, or the
logical OR of one of (CMP_LT, CMP_GT) and one of (CMP_LTU, CMP_GTU).
For floating-point comparisons, assume that the operands were ordered. */
static rtx
comparison_result (enum rtx_code code, int known_results)
{
switch (code)
{
case EQ:
case UNEQ:
return (known_results & CMP_EQ) ? const_true_rtx : const0_rtx;
case NE:
case LTGT:
return (known_results & CMP_EQ) ? const0_rtx : const_true_rtx;
case LT:
case UNLT:
return (known_results & CMP_LT) ? const_true_rtx : const0_rtx;
case GE:
case UNGE:
return (known_results & CMP_LT) ? const0_rtx : const_true_rtx;
case GT:
case UNGT:
return (known_results & CMP_GT) ? const_true_rtx : const0_rtx;
case LE:
case UNLE:
return (known_results & CMP_GT) ? const0_rtx : const_true_rtx;
case LTU:
return (known_results & CMP_LTU) ? const_true_rtx : const0_rtx;
case GEU:
return (known_results & CMP_LTU) ? const0_rtx : const_true_rtx;
case GTU:
return (known_results & CMP_GTU) ? const_true_rtx : const0_rtx;
case LEU:
return (known_results & CMP_GTU) ? const0_rtx : const_true_rtx;
case ORDERED:
return const_true_rtx;
case UNORDERED:
return const0_rtx;
default:
gcc_unreachable ();
}
}
/* Check if the given comparison (done in the given MODE) is actually
a tautology or a contradiction. If the mode is VOIDmode, the
comparison is done in "infinite precision". If no simplification
is possible, this function returns zero. Otherwise, it returns
either const_true_rtx or const0_rtx. */
rtx
simplify_const_relational_operation (enum rtx_code code,
machine_mode mode,
rtx op0, rtx op1)
{
rtx tem;
rtx trueop0;
rtx trueop1;
gcc_assert (mode != VOIDmode
|| (GET_MODE (op0) == VOIDmode
&& GET_MODE (op1) == VOIDmode));
/* We only handle MODE_CC comparisons that are COMPARE against zero. */
if (GET_MODE_CLASS (mode) == MODE_CC
&& (op1 != const0_rtx
|| GET_CODE (op0) != COMPARE))
return NULL_RTX;
/* If op0 is a compare, extract the comparison arguments from it. */
if (GET_CODE (op0) == COMPARE && op1 == const0_rtx)
{
op1 = XEXP (op0, 1);
op0 = XEXP (op0, 0);
if (GET_MODE (op0) != VOIDmode)
mode = GET_MODE (op0);
else if (GET_MODE (op1) != VOIDmode)
mode = GET_MODE (op1);
else
return 0;
}
/* We can't simplify MODE_CC values since we don't know what the
actual comparison is. */
if (GET_MODE_CLASS (GET_MODE (op0)) == MODE_CC)
return 0;
/* Make sure the constant is second. */
if (swap_commutative_operands_p (op0, op1))
{
std::swap (op0, op1);
code = swap_condition (code);
}
trueop0 = avoid_constant_pool_reference (op0);
trueop1 = avoid_constant_pool_reference (op1);
/* For integer comparisons of A and B maybe we can simplify A - B and can
then simplify a comparison of that with zero. If A and B are both either
a register or a CONST_INT, this can't help; testing for these cases will
prevent infinite recursion here and speed things up.
We can only do this for EQ and NE comparisons as otherwise we may
lose or introduce overflow which we cannot disregard as undefined as
we do not know the signedness of the operation on either the left or
the right hand side of the comparison. */
if (INTEGRAL_MODE_P (mode) && trueop1 != const0_rtx
&& (code == EQ || code == NE)
&& ! ((REG_P (op0) || CONST_INT_P (trueop0))
&& (REG_P (op1) || CONST_INT_P (trueop1)))
&& (tem = simplify_binary_operation (MINUS, mode, op0, op1)) != 0
/* We cannot do this if tem is a nonzero address. */
&& ! nonzero_address_p (tem))
return simplify_const_relational_operation (signed_condition (code),
mode, tem, const0_rtx);
if (! HONOR_NANS (mode) && code == ORDERED)
return const_true_rtx;
if (! HONOR_NANS (mode) && code == UNORDERED)
return const0_rtx;
/* For modes without NaNs, if the two operands are equal, we know the
result except if they have side-effects. Even with NaNs we know
the result of unordered comparisons and, if signaling NaNs are
irrelevant, also the result of LT/GT/LTGT. */
if ((! HONOR_NANS (trueop0)
|| code == UNEQ || code == UNLE || code == UNGE
|| ((code == LT || code == GT || code == LTGT)
&& ! HONOR_SNANS (trueop0)))
&& rtx_equal_p (trueop0, trueop1)
&& ! side_effects_p (trueop0))
return comparison_result (code, CMP_EQ);
/* If the operands are floating-point constants, see if we can fold
the result. */
if (CONST_DOUBLE_AS_FLOAT_P (trueop0)
&& CONST_DOUBLE_AS_FLOAT_P (trueop1)
&& SCALAR_FLOAT_MODE_P (GET_MODE (trueop0)))
{
const REAL_VALUE_TYPE *d0 = CONST_DOUBLE_REAL_VALUE (trueop0);
const REAL_VALUE_TYPE *d1 = CONST_DOUBLE_REAL_VALUE (trueop1);
/* Comparisons are unordered iff at least one of the values is NaN. */
if (REAL_VALUE_ISNAN (*d0) || REAL_VALUE_ISNAN (*d1))
switch (code)
{
case UNEQ:
case UNLT:
case UNGT:
case UNLE:
case UNGE:
case NE:
case UNORDERED:
return const_true_rtx;
case EQ:
case LT:
case GT:
case LE:
case GE:
case LTGT:
case ORDERED:
return const0_rtx;
default:
return 0;
}
return comparison_result (code,
(real_equal (d0, d1) ? CMP_EQ :
real_less (d0, d1) ? CMP_LT : CMP_GT));
}
/* Otherwise, see if the operands are both integers. */
if ((GET_MODE_CLASS (mode) == MODE_INT || mode == VOIDmode)
&& CONST_SCALAR_INT_P (trueop0) && CONST_SCALAR_INT_P (trueop1))
{
/* It would be nice if we really had a mode here. However, the
largest int representable on the target is as good as
infinite. */
machine_mode cmode = (mode == VOIDmode) ? MAX_MODE_INT : mode;
rtx_mode_t ptrueop0 = rtx_mode_t (trueop0, cmode);
rtx_mode_t ptrueop1 = rtx_mode_t (trueop1, cmode);
if (wi::eq_p (ptrueop0, ptrueop1))
return comparison_result (code, CMP_EQ);
else
{
int cr = wi::lts_p (ptrueop0, ptrueop1) ? CMP_LT : CMP_GT;
cr |= wi::ltu_p (ptrueop0, ptrueop1) ? CMP_LTU : CMP_GTU;
return comparison_result (code, cr);
}
}
/* Optimize comparisons with upper and lower bounds. */
scalar_int_mode int_mode;
if (CONST_INT_P (trueop1)
&& is_a (mode, &int_mode)
&& HWI_COMPUTABLE_MODE_P (int_mode)
&& !side_effects_p (trueop0))
{
int sign;
unsigned HOST_WIDE_INT nonzero = nonzero_bits (trueop0, int_mode);
HOST_WIDE_INT val = INTVAL (trueop1);
HOST_WIDE_INT mmin, mmax;
if (code == GEU
|| code == LEU
|| code == GTU
|| code == LTU)
sign = 0;
else
sign = 1;
/* Get a reduced range if the sign bit is zero. */
if (nonzero <= (GET_MODE_MASK (int_mode) >> 1))
{
mmin = 0;
mmax = nonzero;
}
else
{
rtx mmin_rtx, mmax_rtx;
get_mode_bounds (int_mode, sign, int_mode, &mmin_rtx, &mmax_rtx);
mmin = INTVAL (mmin_rtx);
mmax = INTVAL (mmax_rtx);
if (sign)
{
unsigned int sign_copies
= num_sign_bit_copies (trueop0, int_mode);
mmin >>= (sign_copies - 1);
mmax >>= (sign_copies - 1);
}
}
switch (code)
{
/* x >= y is always true for y <= mmin, always false for y > mmax. */
case GEU:
if ((unsigned HOST_WIDE_INT) val <= (unsigned HOST_WIDE_INT) mmin)
return const_true_rtx;
if ((unsigned HOST_WIDE_INT) val > (unsigned HOST_WIDE_INT) mmax)
return const0_rtx;
break;
case GE:
if (val <= mmin)
return const_true_rtx;
if (val > mmax)
return const0_rtx;
break;
/* x <= y is always true for y >= mmax, always false for y < mmin. */
case LEU:
if ((unsigned HOST_WIDE_INT) val >= (unsigned HOST_WIDE_INT) mmax)
return const_true_rtx;
if ((unsigned HOST_WIDE_INT) val < (unsigned HOST_WIDE_INT) mmin)
return const0_rtx;
break;
case LE:
if (val >= mmax)
return const_true_rtx;
if (val < mmin)
return const0_rtx;
break;
case EQ:
/* x == y is always false for y out of range. */
if (val < mmin || val > mmax)
return const0_rtx;
break;
/* x > y is always false for y >= mmax, always true for y < mmin. */
case GTU:
if ((unsigned HOST_WIDE_INT) val >= (unsigned HOST_WIDE_INT) mmax)
return const0_rtx;
if ((unsigned HOST_WIDE_INT) val < (unsigned HOST_WIDE_INT) mmin)
return const_true_rtx;
break;
case GT:
if (val >= mmax)
return const0_rtx;
if (val < mmin)
return const_true_rtx;
break;
/* x < y is always false for y <= mmin, always true for y > mmax. */
case LTU:
if ((unsigned HOST_WIDE_INT) val <= (unsigned HOST_WIDE_INT) mmin)
return const0_rtx;
if ((unsigned HOST_WIDE_INT) val > (unsigned HOST_WIDE_INT) mmax)
return const_true_rtx;
break;
case LT:
if (val <= mmin)
return const0_rtx;
if (val > mmax)
return const_true_rtx;
break;
case NE:
/* x != y is always true for y out of range. */
if (val < mmin || val > mmax)
return const_true_rtx;
break;
default:
break;
}
}
/* Optimize integer comparisons with zero. */
if (is_a (mode, &int_mode)
&& trueop1 == const0_rtx
&& !side_effects_p (trueop0))
{
/* Some addresses are known to be nonzero. We don't know
their sign, but equality comparisons are known. */
if (nonzero_address_p (trueop0))
{
if (code == EQ || code == LEU)
return const0_rtx;
if (code == NE || code == GTU)
return const_true_rtx;
}
/* See if the first operand is an IOR with a constant. If so, we
may be able to determine the result of this comparison. */
if (GET_CODE (op0) == IOR)
{
rtx inner_const = avoid_constant_pool_reference (XEXP (op0, 1));
if (CONST_INT_P (inner_const) && inner_const != const0_rtx)
{
int sign_bitnum = GET_MODE_PRECISION (int_mode) - 1;
int has_sign = (HOST_BITS_PER_WIDE_INT >= sign_bitnum
&& (UINTVAL (inner_const)
& (HOST_WIDE_INT_1U
<< sign_bitnum)));
switch (code)
{
case EQ:
case LEU:
return const0_rtx;
case NE:
case GTU:
return const_true_rtx;
case LT:
case LE:
if (has_sign)
return const_true_rtx;
break;
case GT:
case GE:
if (has_sign)
return const0_rtx;
break;
default:
break;
}
}
}
}
/* Optimize comparison of ABS with zero. */
if (trueop1 == CONST0_RTX (mode) && !side_effects_p (trueop0)
&& (GET_CODE (trueop0) == ABS
|| (GET_CODE (trueop0) == FLOAT_EXTEND
&& GET_CODE (XEXP (trueop0, 0)) == ABS)))
{
switch (code)
{
case LT:
/* Optimize abs(x) < 0.0. */
if (!INTEGRAL_MODE_P (mode) && !HONOR_SNANS (mode))
return const0_rtx;
break;
case GE:
/* Optimize abs(x) >= 0.0. */
if (!INTEGRAL_MODE_P (mode) && !HONOR_NANS (mode))
return const_true_rtx;
break;
case UNGE:
/* Optimize ! (abs(x) < 0.0). */
return const_true_rtx;
default:
break;
}
}
return 0;
}
/* Recognize expressions of the form (X CMP 0) ? VAL : OP (X)
where OP is CLZ or CTZ and VAL is the value from CLZ_DEFINED_VALUE_AT_ZERO
or CTZ_DEFINED_VALUE_AT_ZERO respectively and return OP (X) if the expression
can be simplified to that or NULL_RTX if not.
Assume X is compared against zero with CMP_CODE and the true
arm is TRUE_VAL and the false arm is FALSE_VAL. */
rtx
simplify_context::simplify_cond_clz_ctz (rtx x, rtx_code cmp_code,
rtx true_val, rtx false_val)
{
if (cmp_code != EQ && cmp_code != NE)
return NULL_RTX;
/* Result on X == 0 and X !=0 respectively. */
rtx on_zero, on_nonzero;
if (cmp_code == EQ)
{
on_zero = true_val;
on_nonzero = false_val;
}
else
{
on_zero = false_val;
on_nonzero = true_val;
}
rtx_code op_code = GET_CODE (on_nonzero);
if ((op_code != CLZ && op_code != CTZ)
|| !rtx_equal_p (XEXP (on_nonzero, 0), x)
|| !CONST_INT_P (on_zero))
return NULL_RTX;
HOST_WIDE_INT op_val;
scalar_int_mode mode ATTRIBUTE_UNUSED
= as_a (GET_MODE (XEXP (on_nonzero, 0)));
if (((op_code == CLZ && CLZ_DEFINED_VALUE_AT_ZERO (mode, op_val))
|| (op_code == CTZ && CTZ_DEFINED_VALUE_AT_ZERO (mode, op_val)))
&& op_val == INTVAL (on_zero))
return on_nonzero;
return NULL_RTX;
}
/* Try to simplify X given that it appears within operand OP of a
VEC_MERGE operation whose mask is MASK. X need not use the same
vector mode as the VEC_MERGE, but it must have the same number of
elements.
Return the simplified X on success, otherwise return NULL_RTX. */
rtx
simplify_context::simplify_merge_mask (rtx x, rtx mask, int op)
{
gcc_assert (VECTOR_MODE_P (GET_MODE (x)));
poly_uint64 nunits = GET_MODE_NUNITS (GET_MODE (x));
if (GET_CODE (x) == VEC_MERGE && rtx_equal_p (XEXP (x, 2), mask))
{
if (side_effects_p (XEXP (x, 1 - op)))
return NULL_RTX;
return XEXP (x, op);
}
if (UNARY_P (x)
&& VECTOR_MODE_P (GET_MODE (XEXP (x, 0)))
&& known_eq (GET_MODE_NUNITS (GET_MODE (XEXP (x, 0))), nunits))
{
rtx top0 = simplify_merge_mask (XEXP (x, 0), mask, op);
if (top0)
return simplify_gen_unary (GET_CODE (x), GET_MODE (x), top0,
GET_MODE (XEXP (x, 0)));
}
if (BINARY_P (x)
&& VECTOR_MODE_P (GET_MODE (XEXP (x, 0)))
&& known_eq (GET_MODE_NUNITS (GET_MODE (XEXP (x, 0))), nunits)
&& VECTOR_MODE_P (GET_MODE (XEXP (x, 1)))
&& known_eq (GET_MODE_NUNITS (GET_MODE (XEXP (x, 1))), nunits))
{
rtx top0 = simplify_merge_mask (XEXP (x, 0), mask, op);
rtx top1 = simplify_merge_mask (XEXP (x, 1), mask, op);
if (top0 || top1)
{
if (COMPARISON_P (x))
return simplify_gen_relational (GET_CODE (x), GET_MODE (x),
GET_MODE (XEXP (x, 0)) != VOIDmode
? GET_MODE (XEXP (x, 0))
: GET_MODE (XEXP (x, 1)),
top0 ? top0 : XEXP (x, 0),
top1 ? top1 : XEXP (x, 1));
else
return simplify_gen_binary (GET_CODE (x), GET_MODE (x),
top0 ? top0 : XEXP (x, 0),
top1 ? top1 : XEXP (x, 1));
}
}
if (GET_RTX_CLASS (GET_CODE (x)) == RTX_TERNARY
&& VECTOR_MODE_P (GET_MODE (XEXP (x, 0)))
&& known_eq (GET_MODE_NUNITS (GET_MODE (XEXP (x, 0))), nunits)
&& VECTOR_MODE_P (GET_MODE (XEXP (x, 1)))
&& known_eq (GET_MODE_NUNITS (GET_MODE (XEXP (x, 1))), nunits)
&& VECTOR_MODE_P (GET_MODE (XEXP (x, 2)))
&& known_eq (GET_MODE_NUNITS (GET_MODE (XEXP (x, 2))), nunits))
{
rtx top0 = simplify_merge_mask (XEXP (x, 0), mask, op);
rtx top1 = simplify_merge_mask (XEXP (x, 1), mask, op);
rtx top2 = simplify_merge_mask (XEXP (x, 2), mask, op);
if (top0 || top1 || top2)
return simplify_gen_ternary (GET_CODE (x), GET_MODE (x),
GET_MODE (XEXP (x, 0)),
top0 ? top0 : XEXP (x, 0),
top1 ? top1 : XEXP (x, 1),
top2 ? top2 : XEXP (x, 2));
}
return NULL_RTX;
}
/* Simplify CODE, an operation with result mode MODE and three operands,
OP0, OP1, and OP2. OP0_MODE was the mode of OP0 before it became
a constant. Return 0 if no simplifications is possible. */
rtx
simplify_context::simplify_ternary_operation (rtx_code code, machine_mode mode,
machine_mode op0_mode,
rtx op0, rtx op1, rtx op2)
{
bool any_change = false;
rtx tem, trueop2;
scalar_int_mode int_mode, int_op0_mode;
unsigned int n_elts;
switch (code)
{
case FMA:
/* Simplify negations around the multiplication. */
/* -a * -b + c => a * b + c. */
if (GET_CODE (op0) == NEG)
{
tem = simplify_unary_operation (NEG, mode, op1, mode);
if (tem)
op1 = tem, op0 = XEXP (op0, 0), any_change = true;
}
else if (GET_CODE (op1) == NEG)
{
tem = simplify_unary_operation (NEG, mode, op0, mode);
if (tem)
op0 = tem, op1 = XEXP (op1, 0), any_change = true;
}
/* Canonicalize the two multiplication operands. */
/* a * -b + c => -b * a + c. */
if (swap_commutative_operands_p (op0, op1))
std::swap (op0, op1), any_change = true;
if (any_change)
return gen_rtx_FMA (mode, op0, op1, op2);
return NULL_RTX;
case SIGN_EXTRACT:
case ZERO_EXTRACT:
if (CONST_INT_P (op0)
&& CONST_INT_P (op1)
&& CONST_INT_P (op2)
&& is_a (mode, &int_mode)
&& INTVAL (op1) + INTVAL (op2) <= GET_MODE_PRECISION (int_mode)
&& HWI_COMPUTABLE_MODE_P (int_mode))
{
/* Extracting a bit-field from a constant */
unsigned HOST_WIDE_INT val = UINTVAL (op0);
HOST_WIDE_INT op1val = INTVAL (op1);
HOST_WIDE_INT op2val = INTVAL (op2);
if (!BITS_BIG_ENDIAN)
val >>= op2val;
else if (is_a (op0_mode, &int_op0_mode))
val >>= GET_MODE_PRECISION (int_op0_mode) - op2val - op1val;
else
/* Not enough information to calculate the bit position. */
break;
if (HOST_BITS_PER_WIDE_INT != op1val)
{
/* First zero-extend. */
val &= (HOST_WIDE_INT_1U << op1val) - 1;
/* If desired, propagate sign bit. */
if (code == SIGN_EXTRACT
&& (val & (HOST_WIDE_INT_1U << (op1val - 1)))
!= 0)
val |= ~ ((HOST_WIDE_INT_1U << op1val) - 1);
}
return gen_int_mode (val, int_mode);
}
break;
case IF_THEN_ELSE:
if (CONST_INT_P (op0))
return op0 != const0_rtx ? op1 : op2;
/* Convert c ? a : a into "a". */
if (rtx_equal_p (op1, op2) && ! side_effects_p (op0))
return op1;
/* Convert a != b ? a : b into "a". */
if (GET_CODE (op0) == NE
&& ! side_effects_p (op0)
&& ! HONOR_NANS (mode)
&& ! HONOR_SIGNED_ZEROS (mode)
&& ((rtx_equal_p (XEXP (op0, 0), op1)
&& rtx_equal_p (XEXP (op0, 1), op2))
|| (rtx_equal_p (XEXP (op0, 0), op2)
&& rtx_equal_p (XEXP (op0, 1), op1))))
return op1;
/* Convert a == b ? a : b into "b". */
if (GET_CODE (op0) == EQ
&& ! side_effects_p (op0)
&& ! HONOR_NANS (mode)
&& ! HONOR_SIGNED_ZEROS (mode)
&& ((rtx_equal_p (XEXP (op0, 0), op1)
&& rtx_equal_p (XEXP (op0, 1), op2))
|| (rtx_equal_p (XEXP (op0, 0), op2)
&& rtx_equal_p (XEXP (op0, 1), op1))))
return op2;
/* Convert a != 0 ? -a : 0 into "-a". */
if (GET_CODE (op0) == NE
&& ! side_effects_p (op0)
&& ! HONOR_NANS (mode)
&& ! HONOR_SIGNED_ZEROS (mode)
&& XEXP (op0, 1) == CONST0_RTX (mode)
&& op2 == CONST0_RTX (mode)
&& GET_CODE (op1) == NEG
&& rtx_equal_p (XEXP (op0, 0), XEXP (op1, 0)))
return op1;
/* Convert a == 0 ? 0 : -a into "-a". */
if (GET_CODE (op0) == EQ
&& ! side_effects_p (op0)
&& ! HONOR_NANS (mode)
&& ! HONOR_SIGNED_ZEROS (mode)
&& op1 == CONST0_RTX (mode)
&& XEXP (op0, 1) == CONST0_RTX (mode)
&& GET_CODE (op2) == NEG
&& rtx_equal_p (XEXP (op0, 0), XEXP (op2, 0)))
return op2;
/* Convert (!c) != {0,...,0} ? a : b into
c != {0,...,0} ? b : a for vector modes. */
if (VECTOR_MODE_P (GET_MODE (op1))
&& GET_CODE (op0) == NE
&& GET_CODE (XEXP (op0, 0)) == NOT
&& GET_CODE (XEXP (op0, 1)) == CONST_VECTOR)
{
rtx cv = XEXP (op0, 1);
int nunits;
bool ok = true;
if (!CONST_VECTOR_NUNITS (cv).is_constant (&nunits))
ok = false;
else
for (int i = 0; i < nunits; ++i)
if (CONST_VECTOR_ELT (cv, i) != const0_rtx)
{
ok = false;
break;
}
if (ok)
{
rtx new_op0 = gen_rtx_NE (GET_MODE (op0),
XEXP (XEXP (op0, 0), 0),
XEXP (op0, 1));
rtx retval = gen_rtx_IF_THEN_ELSE (mode, new_op0, op2, op1);
return retval;
}
}
/* Convert x == 0 ? N : clz (x) into clz (x) when
CLZ_DEFINED_VALUE_AT_ZERO is defined to N for the mode of x.
Similarly for ctz (x). */
if (COMPARISON_P (op0) && !side_effects_p (op0)
&& XEXP (op0, 1) == const0_rtx)
{
rtx simplified
= simplify_cond_clz_ctz (XEXP (op0, 0), GET_CODE (op0),
op1, op2);
if (simplified)
return simplified;
}
if (COMPARISON_P (op0) && ! side_effects_p (op0))
{
machine_mode cmp_mode = (GET_MODE (XEXP (op0, 0)) == VOIDmode
? GET_MODE (XEXP (op0, 1))
: GET_MODE (XEXP (op0, 0)));
rtx temp;
/* Look for happy constants in op1 and op2. */
if (CONST_INT_P (op1) && CONST_INT_P (op2))
{
HOST_WIDE_INT t = INTVAL (op1);
HOST_WIDE_INT f = INTVAL (op2);
if (t == STORE_FLAG_VALUE && f == 0)
code = GET_CODE (op0);
else if (t == 0 && f == STORE_FLAG_VALUE)
{
enum rtx_code tmp;
tmp = reversed_comparison_code (op0, NULL);
if (tmp == UNKNOWN)
break;
code = tmp;
}
else
break;
return simplify_gen_relational (code, mode, cmp_mode,
XEXP (op0, 0), XEXP (op0, 1));
}
temp = simplify_relational_operation (GET_CODE (op0), op0_mode,
cmp_mode, XEXP (op0, 0),
XEXP (op0, 1));
/* See if any simplifications were possible. */
if (temp)
{
if (CONST_INT_P (temp))
return temp == const0_rtx ? op2 : op1;
else if (temp)
return gen_rtx_IF_THEN_ELSE (mode, temp, op1, op2);
}
}
break;
case VEC_MERGE:
gcc_assert (GET_MODE (op0) == mode);
gcc_assert (GET_MODE (op1) == mode);
gcc_assert (VECTOR_MODE_P (mode));
trueop2 = avoid_constant_pool_reference (op2);
if (CONST_INT_P (trueop2)
&& GET_MODE_NUNITS (mode).is_constant (&n_elts))
{
unsigned HOST_WIDE_INT sel = UINTVAL (trueop2);
unsigned HOST_WIDE_INT mask;
if (n_elts == HOST_BITS_PER_WIDE_INT)
mask = -1;
else
mask = (HOST_WIDE_INT_1U << n_elts) - 1;
if (!(sel & mask) && !side_effects_p (op0))
return op1;
if ((sel & mask) == mask && !side_effects_p (op1))
return op0;
rtx trueop0 = avoid_constant_pool_reference (op0);
rtx trueop1 = avoid_constant_pool_reference (op1);
if (GET_CODE (trueop0) == CONST_VECTOR
&& GET_CODE (trueop1) == CONST_VECTOR)
{
rtvec v = rtvec_alloc (n_elts);
unsigned int i;
for (i = 0; i < n_elts; i++)
RTVEC_ELT (v, i) = ((sel & (HOST_WIDE_INT_1U << i))
? CONST_VECTOR_ELT (trueop0, i)
: CONST_VECTOR_ELT (trueop1, i));
return gen_rtx_CONST_VECTOR (mode, v);
}
/* Replace (vec_merge (vec_merge a b m) c n) with (vec_merge b c n)
if no element from a appears in the result. */
if (GET_CODE (op0) == VEC_MERGE)
{
tem = avoid_constant_pool_reference (XEXP (op0, 2));
if (CONST_INT_P (tem))
{
unsigned HOST_WIDE_INT sel0 = UINTVAL (tem);
if (!(sel & sel0 & mask) && !side_effects_p (XEXP (op0, 0)))
return simplify_gen_ternary (code, mode, mode,
XEXP (op0, 1), op1, op2);
if (!(sel & ~sel0 & mask) && !side_effects_p (XEXP (op0, 1)))
return simplify_gen_ternary (code, mode, mode,
XEXP (op0, 0), op1, op2);
}
}
if (GET_CODE (op1) == VEC_MERGE)
{
tem = avoid_constant_pool_reference (XEXP (op1, 2));
if (CONST_INT_P (tem))
{
unsigned HOST_WIDE_INT sel1 = UINTVAL (tem);
if (!(~sel & sel1 & mask) && !side_effects_p (XEXP (op1, 0)))
return simplify_gen_ternary (code, mode, mode,
op0, XEXP (op1, 1), op2);
if (!(~sel & ~sel1 & mask) && !side_effects_p (XEXP (op1, 1)))
return simplify_gen_ternary (code, mode, mode,
op0, XEXP (op1, 0), op2);
}
}
/* Replace (vec_merge (vec_duplicate (vec_select a parallel (i))) a 1 << i)
with a. */
if (GET_CODE (op0) == VEC_DUPLICATE
&& GET_CODE (XEXP (op0, 0)) == VEC_SELECT
&& GET_CODE (XEXP (XEXP (op0, 0), 1)) == PARALLEL
&& known_eq (GET_MODE_NUNITS (GET_MODE (XEXP (op0, 0))), 1))
{
tem = XVECEXP ((XEXP (XEXP (op0, 0), 1)), 0, 0);
if (CONST_INT_P (tem) && CONST_INT_P (op2))
{
if (XEXP (XEXP (op0, 0), 0) == op1
&& UINTVAL (op2) == HOST_WIDE_INT_1U << UINTVAL (tem))
return op1;
}
}
/* Replace (vec_merge (vec_duplicate (X)) (const_vector [A, B])
(const_int N))
with (vec_concat (X) (B)) if N == 1 or
(vec_concat (A) (X)) if N == 2. */
if (GET_CODE (op0) == VEC_DUPLICATE
&& GET_CODE (op1) == CONST_VECTOR
&& known_eq (CONST_VECTOR_NUNITS (op1), 2)
&& known_eq (GET_MODE_NUNITS (GET_MODE (op0)), 2)
&& IN_RANGE (sel, 1, 2))
{
rtx newop0 = XEXP (op0, 0);
rtx newop1 = CONST_VECTOR_ELT (op1, 2 - sel);
if (sel == 2)
std::swap (newop0, newop1);
return simplify_gen_binary (VEC_CONCAT, mode, newop0, newop1);
}
/* Replace (vec_merge (vec_duplicate x) (vec_concat (y) (z)) (const_int N))
with (vec_concat x z) if N == 1, or (vec_concat y x) if N == 2.
Only applies for vectors of two elements. */
if (GET_CODE (op0) == VEC_DUPLICATE
&& GET_CODE (op1) == VEC_CONCAT
&& known_eq (GET_MODE_NUNITS (GET_MODE (op0)), 2)
&& known_eq (GET_MODE_NUNITS (GET_MODE (op1)), 2)
&& IN_RANGE (sel, 1, 2))
{
rtx newop0 = XEXP (op0, 0);
rtx newop1 = XEXP (op1, 2 - sel);
rtx otherop = XEXP (op1, sel - 1);
if (sel == 2)
std::swap (newop0, newop1);
/* Don't want to throw away the other part of the vec_concat if
it has side-effects. */
if (!side_effects_p (otherop))
return simplify_gen_binary (VEC_CONCAT, mode, newop0, newop1);
}
/* Replace:
(vec_merge:outer (vec_duplicate:outer x:inner)
(subreg:outer y:inner 0)
(const_int N))
with (vec_concat:outer x:inner y:inner) if N == 1,
or (vec_concat:outer y:inner x:inner) if N == 2.
Implicitly, this means we have a paradoxical subreg, but such
a check is cheap, so make it anyway.
Only applies for vectors of two elements. */
if (GET_CODE (op0) == VEC_DUPLICATE
&& GET_CODE (op1) == SUBREG
&& GET_MODE (op1) == GET_MODE (op0)
&& GET_MODE (SUBREG_REG (op1)) == GET_MODE (XEXP (op0, 0))
&& paradoxical_subreg_p (op1)
&& subreg_lowpart_p (op1)
&& known_eq (GET_MODE_NUNITS (GET_MODE (op0)), 2)
&& known_eq (GET_MODE_NUNITS (GET_MODE (op1)), 2)
&& IN_RANGE (sel, 1, 2))
{
rtx newop0 = XEXP (op0, 0);
rtx newop1 = SUBREG_REG (op1);
if (sel == 2)
std::swap (newop0, newop1);
return simplify_gen_binary (VEC_CONCAT, mode, newop0, newop1);
}
/* Same as above but with switched operands:
Replace (vec_merge:outer (subreg:outer x:inner 0)
(vec_duplicate:outer y:inner)
(const_int N))
with (vec_concat:outer x:inner y:inner) if N == 1,
or (vec_concat:outer y:inner x:inner) if N == 2. */
if (GET_CODE (op1) == VEC_DUPLICATE
&& GET_CODE (op0) == SUBREG
&& GET_MODE (op0) == GET_MODE (op1)
&& GET_MODE (SUBREG_REG (op0)) == GET_MODE (XEXP (op1, 0))
&& paradoxical_subreg_p (op0)
&& subreg_lowpart_p (op0)
&& known_eq (GET_MODE_NUNITS (GET_MODE (op1)), 2)
&& known_eq (GET_MODE_NUNITS (GET_MODE (op0)), 2)
&& IN_RANGE (sel, 1, 2))
{
rtx newop0 = SUBREG_REG (op0);
rtx newop1 = XEXP (op1, 0);
if (sel == 2)
std::swap (newop0, newop1);
return simplify_gen_binary (VEC_CONCAT, mode, newop0, newop1);
}
/* Replace (vec_merge (vec_duplicate x) (vec_duplicate y)
(const_int n))
with (vec_concat x y) or (vec_concat y x) depending on value
of N. */
if (GET_CODE (op0) == VEC_DUPLICATE
&& GET_CODE (op1) == VEC_DUPLICATE
&& known_eq (GET_MODE_NUNITS (GET_MODE (op0)), 2)
&& known_eq (GET_MODE_NUNITS (GET_MODE (op1)), 2)
&& IN_RANGE (sel, 1, 2))
{
rtx newop0 = XEXP (op0, 0);
rtx newop1 = XEXP (op1, 0);
if (sel == 2)
std::swap (newop0, newop1);
return simplify_gen_binary (VEC_CONCAT, mode, newop0, newop1);
}
}
if (rtx_equal_p (op0, op1)
&& !side_effects_p (op2) && !side_effects_p (op1))
return op0;
if (!side_effects_p (op2))
{
rtx top0
= may_trap_p (op0) ? NULL_RTX : simplify_merge_mask (op0, op2, 0);
rtx top1
= may_trap_p (op1) ? NULL_RTX : simplify_merge_mask (op1, op2, 1);
if (top0 || top1)
return simplify_gen_ternary (code, mode, mode,
top0 ? top0 : op0,
top1 ? top1 : op1, op2);
}
break;
default:
gcc_unreachable ();
}
return 0;
}
/* Try to calculate NUM_BYTES bytes of the target memory image of X,
starting at byte FIRST_BYTE. Return true on success and add the
bytes to BYTES, such that each byte has BITS_PER_UNIT bits and such
that the bytes follow target memory order. Leave BYTES unmodified
on failure.
MODE is the mode of X. The caller must reserve NUM_BYTES bytes in
BYTES before calling this function. */
bool
native_encode_rtx (machine_mode mode, rtx x, vec &bytes,
unsigned int first_byte, unsigned int num_bytes)
{
/* Check the mode is sensible. */
gcc_assert (GET_MODE (x) == VOIDmode
? is_a (mode)
: mode == GET_MODE (x));
if (GET_CODE (x) == CONST_VECTOR)
{
/* CONST_VECTOR_ELT follows target memory order, so no shuffling
is necessary. The only complication is that MODE_VECTOR_BOOL
vectors can have several elements per byte. */
unsigned int elt_bits = vector_element_size (GET_MODE_PRECISION (mode),
GET_MODE_NUNITS (mode));
unsigned int elt = first_byte * BITS_PER_UNIT / elt_bits;
if (elt_bits < BITS_PER_UNIT)
{
/* This is the only case in which elements can be smaller than
a byte. */
gcc_assert (GET_MODE_CLASS (mode) == MODE_VECTOR_BOOL);
auto mask = GET_MODE_MASK (GET_MODE_INNER (mode));
for (unsigned int i = 0; i < num_bytes; ++i)
{
target_unit value = 0;
for (unsigned int j = 0; j < BITS_PER_UNIT; j += elt_bits)
{
if (INTVAL (CONST_VECTOR_ELT (x, elt)))
value |= mask << j;
elt += 1;
}
bytes.quick_push (value);
}
return true;
}
unsigned int start = bytes.length ();
unsigned int elt_bytes = GET_MODE_UNIT_SIZE (mode);
/* Make FIRST_BYTE relative to ELT. */
first_byte %= elt_bytes;
while (num_bytes > 0)
{
/* Work out how many bytes we want from element ELT. */
unsigned int chunk_bytes = MIN (num_bytes, elt_bytes - first_byte);
if (!native_encode_rtx (GET_MODE_INNER (mode),
CONST_VECTOR_ELT (x, elt), bytes,
first_byte, chunk_bytes))
{
bytes.truncate (start);
return false;
}
elt += 1;
first_byte = 0;
num_bytes -= chunk_bytes;
}
return true;
}
/* All subsequent cases are limited to scalars. */
scalar_mode smode;
if (!is_a (mode, &smode))
return false;
/* Make sure that the region is in range. */
unsigned int end_byte = first_byte + num_bytes;
unsigned int mode_bytes = GET_MODE_SIZE (smode);
gcc_assert (end_byte <= mode_bytes);
if (CONST_SCALAR_INT_P (x))
{
/* The target memory layout is affected by both BYTES_BIG_ENDIAN
and WORDS_BIG_ENDIAN. Use the subreg machinery to get the lsb
position of each byte. */
rtx_mode_t value (x, smode);
wide_int_ref value_wi (value);
for (unsigned int byte = first_byte; byte < end_byte; ++byte)
{
/* Always constant because the inputs are. */
unsigned int lsb
= subreg_size_lsb (1, mode_bytes, byte).to_constant ();
/* Operate directly on the encoding rather than using
wi::extract_uhwi, so that we preserve the sign or zero
extension for modes that are not a whole number of bits in
size. (Zero extension is only used for the combination of
innermode == BImode && STORE_FLAG_VALUE == 1). */
unsigned int elt = lsb / HOST_BITS_PER_WIDE_INT;
unsigned int shift = lsb % HOST_BITS_PER_WIDE_INT;
unsigned HOST_WIDE_INT uhwi = value_wi.elt (elt);
bytes.quick_push (uhwi >> shift);
}
return true;
}
if (CONST_DOUBLE_P (x))
{
/* real_to_target produces an array of integers in target memory order.
All integers before the last one have 32 bits; the last one may
have 32 bits or fewer, depending on whether the mode bitsize
is divisible by 32. Each of these integers is then laid out
in target memory as any other integer would be. */
long el32[MAX_BITSIZE_MODE_ANY_MODE / 32];
real_to_target (el32, CONST_DOUBLE_REAL_VALUE (x), smode);
/* The (maximum) number of target bytes per element of el32. */
unsigned int bytes_per_el32 = 32 / BITS_PER_UNIT;
gcc_assert (bytes_per_el32 != 0);
/* Build up the integers in a similar way to the CONST_SCALAR_INT_P
handling above. */
for (unsigned int byte = first_byte; byte < end_byte; ++byte)
{
unsigned int index = byte / bytes_per_el32;
unsigned int subbyte = byte % bytes_per_el32;
unsigned int int_bytes = MIN (bytes_per_el32,
mode_bytes - index * bytes_per_el32);
/* Always constant because the inputs are. */
unsigned int lsb
= subreg_size_lsb (1, int_bytes, subbyte).to_constant ();
bytes.quick_push ((unsigned long) el32[index] >> lsb);
}
return true;
}
if (GET_CODE (x) == CONST_FIXED)
{
for (unsigned int byte = first_byte; byte < end_byte; ++byte)
{
/* Always constant because the inputs are. */
unsigned int lsb
= subreg_size_lsb (1, mode_bytes, byte).to_constant ();
unsigned HOST_WIDE_INT piece = CONST_FIXED_VALUE_LOW (x);
if (lsb >= HOST_BITS_PER_WIDE_INT)
{
lsb -= HOST_BITS_PER_WIDE_INT;
piece = CONST_FIXED_VALUE_HIGH (x);
}
bytes.quick_push (piece >> lsb);
}
return true;
}
return false;
}
/* Read a vector of mode MODE from the target memory image given by BYTES,
starting at byte FIRST_BYTE. The vector is known to be encodable using
NPATTERNS interleaved patterns with NELTS_PER_PATTERN elements each,
and BYTES is known to have enough bytes to supply NPATTERNS *
NELTS_PER_PATTERN vector elements. Each element of BYTES contains
BITS_PER_UNIT bits and the bytes are in target memory order.
Return the vector on success, otherwise return NULL_RTX. */
rtx
native_decode_vector_rtx (machine_mode mode, const vec &bytes,
unsigned int first_byte, unsigned int npatterns,
unsigned int nelts_per_pattern)
{
rtx_vector_builder builder (mode, npatterns, nelts_per_pattern);
unsigned int elt_bits = vector_element_size (GET_MODE_PRECISION (mode),
GET_MODE_NUNITS (mode));
if (elt_bits < BITS_PER_UNIT)
{
/* This is the only case in which elements can be smaller than a byte.
Element 0 is always in the lsb of the containing byte. */
gcc_assert (GET_MODE_CLASS (mode) == MODE_VECTOR_BOOL);
for (unsigned int i = 0; i < builder.encoded_nelts (); ++i)
{
unsigned int bit_index = first_byte * BITS_PER_UNIT + i * elt_bits;
unsigned int byte_index = bit_index / BITS_PER_UNIT;
unsigned int lsb = bit_index % BITS_PER_UNIT;
unsigned int value = bytes[byte_index] >> lsb;
builder.quick_push (gen_int_mode (value, GET_MODE_INNER (mode)));
}
}
else
{
for (unsigned int i = 0; i < builder.encoded_nelts (); ++i)
{
rtx x = native_decode_rtx (GET_MODE_INNER (mode), bytes, first_byte);
if (!x)
return NULL_RTX;
builder.quick_push (x);
first_byte += elt_bits / BITS_PER_UNIT;
}
}
return builder.build ();
}
/* Read an rtx of mode MODE from the target memory image given by BYTES,
starting at byte FIRST_BYTE. Each element of BYTES contains BITS_PER_UNIT
bits and the bytes are in target memory order. The image has enough
values to specify all bytes of MODE.
Return the rtx on success, otherwise return NULL_RTX. */
rtx
native_decode_rtx (machine_mode mode, const vec &bytes,
unsigned int first_byte)
{
if (VECTOR_MODE_P (mode))
{
/* If we know at compile time how many elements there are,
pull each element directly from BYTES. */
unsigned int nelts;
if (GET_MODE_NUNITS (mode).is_constant (&nelts))
return native_decode_vector_rtx (mode, bytes, first_byte, nelts, 1);
return NULL_RTX;
}
scalar_int_mode imode;
if (is_a (mode, &imode)
&& GET_MODE_PRECISION (imode) <= MAX_BITSIZE_MODE_ANY_INT)
{
/* Pull the bytes msb first, so that we can use simple
shift-and-insert wide_int operations. */
unsigned int size = GET_MODE_SIZE (imode);
wide_int result (wi::zero (GET_MODE_PRECISION (imode)));
for (unsigned int i = 0; i < size; ++i)
{
unsigned int lsb = (size - i - 1) * BITS_PER_UNIT;
/* Always constant because the inputs are. */
unsigned int subbyte
= subreg_size_offset_from_lsb (1, size, lsb).to_constant ();
result <<= BITS_PER_UNIT;
result |= bytes[first_byte + subbyte];
}
return immed_wide_int_const (result, imode);
}
scalar_float_mode fmode;
if (is_a (mode, &fmode))
{
/* We need to build an array of integers in target memory order.
All integers before the last one have 32 bits; the last one may
have 32 bits or fewer, depending on whether the mode bitsize
is divisible by 32. */
long el32[MAX_BITSIZE_MODE_ANY_MODE / 32];
unsigned int num_el32 = CEIL (GET_MODE_BITSIZE (fmode), 32);
memset (el32, 0, num_el32 * sizeof (long));
/* The (maximum) number of target bytes per element of el32. */
unsigned int bytes_per_el32 = 32 / BITS_PER_UNIT;
gcc_assert (bytes_per_el32 != 0);
unsigned int mode_bytes = GET_MODE_SIZE (fmode);
for (unsigned int byte = 0; byte < mode_bytes; ++byte)
{
unsigned int index = byte / bytes_per_el32;
unsigned int subbyte = byte % bytes_per_el32;
unsigned int int_bytes = MIN (bytes_per_el32,
mode_bytes - index * bytes_per_el32);
/* Always constant because the inputs are. */
unsigned int lsb
= subreg_size_lsb (1, int_bytes, subbyte).to_constant ();
el32[index] |= (unsigned long) bytes[first_byte + byte] << lsb;
}
REAL_VALUE_TYPE r;
real_from_target (&r, el32, fmode);
return const_double_from_real_value (r, fmode);
}
if (ALL_SCALAR_FIXED_POINT_MODE_P (mode))
{
scalar_mode smode = as_a (mode);
FIXED_VALUE_TYPE f;
f.data.low = 0;
f.data.high = 0;
f.mode = smode;
unsigned int mode_bytes = GET_MODE_SIZE (smode);
for (unsigned int byte = 0; byte < mode_bytes; ++byte)
{
/* Always constant because the inputs are. */
unsigned int lsb
= subreg_size_lsb (1, mode_bytes, byte).to_constant ();
unsigned HOST_WIDE_INT unit = bytes[first_byte + byte];
if (lsb >= HOST_BITS_PER_WIDE_INT)
f.data.high |= unit << (lsb - HOST_BITS_PER_WIDE_INT);
else
f.data.low |= unit << lsb;
}
return CONST_FIXED_FROM_FIXED_VALUE (f, mode);
}
return NULL_RTX;
}
/* Simplify a byte offset BYTE into CONST_VECTOR X. The main purpose
is to convert a runtime BYTE value into a constant one. */
static poly_uint64
simplify_const_vector_byte_offset (rtx x, poly_uint64 byte)
{
/* Cope with MODE_VECTOR_BOOL by operating on bits rather than bytes. */
machine_mode mode = GET_MODE (x);
unsigned int elt_bits = vector_element_size (GET_MODE_PRECISION (mode),
GET_MODE_NUNITS (mode));
/* The number of bits needed to encode one element from each pattern. */
unsigned int sequence_bits = CONST_VECTOR_NPATTERNS (x) * elt_bits;
/* Identify the start point in terms of a sequence number and a byte offset
within that sequence. */
poly_uint64 first_sequence;
unsigned HOST_WIDE_INT subbit;
if (can_div_trunc_p (byte * BITS_PER_UNIT, sequence_bits,
&first_sequence, &subbit))
{
unsigned int nelts_per_pattern = CONST_VECTOR_NELTS_PER_PATTERN (x);
if (nelts_per_pattern == 1)
/* This is a duplicated vector, so the value of FIRST_SEQUENCE
doesn't matter. */
byte = subbit / BITS_PER_UNIT;
else if (nelts_per_pattern == 2 && known_gt (first_sequence, 0U))
{
/* The subreg drops the first element from each pattern and
only uses the second element. Find the first sequence
that starts on a byte boundary. */
subbit += least_common_multiple (sequence_bits, BITS_PER_UNIT);
byte = subbit / BITS_PER_UNIT;
}
}
return byte;
}
/* Subroutine of simplify_subreg in which:
- X is known to be a CONST_VECTOR
- OUTERMODE is known to be a vector mode
Try to handle the subreg by operating on the CONST_VECTOR encoding
rather than on each individual element of the CONST_VECTOR.
Return the simplified subreg on success, otherwise return NULL_RTX. */
static rtx
simplify_const_vector_subreg (machine_mode outermode, rtx x,
machine_mode innermode, unsigned int first_byte)
{
/* Paradoxical subregs of vectors have dubious semantics. */
if (paradoxical_subreg_p (outermode, innermode))
return NULL_RTX;
/* We can only preserve the semantics of a stepped pattern if the new
vector element is the same as the original one. */
if (CONST_VECTOR_STEPPED_P (x)
&& GET_MODE_INNER (outermode) != GET_MODE_INNER (innermode))
return NULL_RTX;
/* Cope with MODE_VECTOR_BOOL by operating on bits rather than bytes. */
unsigned int x_elt_bits
= vector_element_size (GET_MODE_PRECISION (innermode),
GET_MODE_NUNITS (innermode));
unsigned int out_elt_bits
= vector_element_size (GET_MODE_PRECISION (outermode),
GET_MODE_NUNITS (outermode));
/* The number of bits needed to encode one element from every pattern
of the original vector. */
unsigned int x_sequence_bits = CONST_VECTOR_NPATTERNS (x) * x_elt_bits;
/* The number of bits needed to encode one element from every pattern
of the result. */
unsigned int out_sequence_bits
= least_common_multiple (x_sequence_bits, out_elt_bits);
/* Work out the number of interleaved patterns in the output vector
and the number of encoded elements per pattern. */
unsigned int out_npatterns = out_sequence_bits / out_elt_bits;
unsigned int nelts_per_pattern = CONST_VECTOR_NELTS_PER_PATTERN (x);
/* The encoding scheme requires the number of elements to be a multiple
of the number of patterns, so that each pattern appears at least once
and so that the same number of elements appear from each pattern. */
bool ok_p = multiple_p (GET_MODE_NUNITS (outermode), out_npatterns);
unsigned int const_nunits;
if (GET_MODE_NUNITS (outermode).is_constant (&const_nunits)
&& (!ok_p || out_npatterns * nelts_per_pattern > const_nunits))
{
/* Either the encoding is invalid, or applying it would give us
more elements than we need. Just encode each element directly. */
out_npatterns = const_nunits;
nelts_per_pattern = 1;
}
else if (!ok_p)
return NULL_RTX;
/* Get enough bytes of X to form the new encoding. */
unsigned int buffer_bits = out_npatterns * nelts_per_pattern * out_elt_bits;
unsigned int buffer_bytes = CEIL (buffer_bits, BITS_PER_UNIT);
auto_vec buffer (buffer_bytes);
if (!native_encode_rtx (innermode, x, buffer, first_byte, buffer_bytes))
return NULL_RTX;
/* Reencode the bytes as OUTERMODE. */
return native_decode_vector_rtx (outermode, buffer, 0, out_npatterns,
nelts_per_pattern);
}
/* Try to simplify a subreg of a constant by encoding the subreg region
as a sequence of target bytes and reading them back in the new mode.
Return the new value on success, otherwise return null.
The subreg has outer mode OUTERMODE, inner mode INNERMODE, inner value X
and byte offset FIRST_BYTE. */
static rtx
simplify_immed_subreg (fixed_size_mode outermode, rtx x,
machine_mode innermode, unsigned int first_byte)
{
unsigned int buffer_bytes = GET_MODE_SIZE (outermode);
auto_vec buffer (buffer_bytes);
/* Some ports misuse CCmode. */
if (GET_MODE_CLASS (outermode) == MODE_CC && CONST_INT_P (x))
return x;
/* Paradoxical subregs read undefined values for bytes outside of the
inner value. However, we have traditionally always sign-extended
integer constants and zero-extended others. */
unsigned int inner_bytes = buffer_bytes;
if (paradoxical_subreg_p (outermode, innermode))
{
if (!GET_MODE_SIZE (innermode).is_constant (&inner_bytes))
return NULL_RTX;
target_unit filler = 0;
if (CONST_SCALAR_INT_P (x) && wi::neg_p (rtx_mode_t (x, innermode)))
filler = -1;
/* Add any leading bytes due to big-endian layout. The number of
bytes must be constant because both modes have constant size. */
unsigned int leading_bytes
= -byte_lowpart_offset (outermode, innermode).to_constant ();
for (unsigned int i = 0; i < leading_bytes; ++i)
buffer.quick_push (filler);
if (!native_encode_rtx (innermode, x, buffer, first_byte, inner_bytes))
return NULL_RTX;
/* Add any trailing bytes due to little-endian layout. */
while (buffer.length () < buffer_bytes)
buffer.quick_push (filler);
}
else if (!native_encode_rtx (innermode, x, buffer, first_byte, inner_bytes))
return NULL_RTX;
rtx ret = native_decode_rtx (outermode, buffer, 0);
if (ret && FLOAT_MODE_P (outermode))
{
auto_vec buffer2 (buffer_bytes);
if (!native_encode_rtx (outermode, ret, buffer2, 0, buffer_bytes))
return NULL_RTX;
for (unsigned int i = 0; i < buffer_bytes; ++i)
if (buffer[i] != buffer2[i])
return NULL_RTX;
}
return ret;
}
/* Simplify SUBREG:OUTERMODE(OP:INNERMODE, BYTE)
Return 0 if no simplifications are possible. */
rtx
simplify_context::simplify_subreg (machine_mode outermode, rtx op,
machine_mode innermode, poly_uint64 byte)
{
/* Little bit of sanity checking. */
gcc_assert (innermode != VOIDmode);
gcc_assert (outermode != VOIDmode);
gcc_assert (innermode != BLKmode);
gcc_assert (outermode != BLKmode);
gcc_assert (GET_MODE (op) == innermode
|| GET_MODE (op) == VOIDmode);
poly_uint64 outersize = GET_MODE_SIZE (outermode);
if (!multiple_p (byte, outersize))
return NULL_RTX;
poly_uint64 innersize = GET_MODE_SIZE (innermode);
if (maybe_ge (byte, innersize))
return NULL_RTX;
if (outermode == innermode && known_eq (byte, 0U))
return op;
if (GET_CODE (op) == CONST_VECTOR)
byte = simplify_const_vector_byte_offset (op, byte);
if (multiple_p (byte, GET_MODE_UNIT_SIZE (innermode)))
{
rtx elt;
if (VECTOR_MODE_P (outermode)
&& GET_MODE_INNER (outermode) == GET_MODE_INNER (innermode)
&& vec_duplicate_p (op, &elt))
return gen_vec_duplicate (outermode, elt);
if (outermode == GET_MODE_INNER (innermode)
&& vec_duplicate_p (op, &elt))
return elt;
}
if (CONST_SCALAR_INT_P (op)
|| CONST_DOUBLE_AS_FLOAT_P (op)
|| CONST_FIXED_P (op)
|| GET_CODE (op) == CONST_VECTOR)
{
unsigned HOST_WIDE_INT cbyte;
if (byte.is_constant (&cbyte))
{
if (GET_CODE (op) == CONST_VECTOR && VECTOR_MODE_P (outermode))
{
rtx tmp = simplify_const_vector_subreg (outermode, op,
innermode, cbyte);
if (tmp)
return tmp;
}
fixed_size_mode fs_outermode;
if (is_a (outermode, &fs_outermode))
return simplify_immed_subreg (fs_outermode, op, innermode, cbyte);
}
}
/* Changing mode twice with SUBREG => just change it once,
or not at all if changing back op starting mode. */
if (GET_CODE (op) == SUBREG)
{
machine_mode innermostmode = GET_MODE (SUBREG_REG (op));
poly_uint64 innermostsize = GET_MODE_SIZE (innermostmode);
rtx newx;
/* Make sure that the relationship between the two subregs is
known at compile time. */
if (!ordered_p (outersize, innermostsize))
return NULL_RTX;
if (outermode == innermostmode
&& known_eq (byte, subreg_lowpart_offset (outermode, innermode))
&& known_eq (SUBREG_BYTE (op),
subreg_lowpart_offset (innermode, innermostmode)))
return SUBREG_REG (op);
/* Work out the memory offset of the final OUTERMODE value relative
to the inner value of OP. */
poly_int64 mem_offset = subreg_memory_offset (outermode,
innermode, byte);
poly_int64 op_mem_offset = subreg_memory_offset (op);
poly_int64 final_offset = mem_offset + op_mem_offset;
/* See whether resulting subreg will be paradoxical. */
if (!paradoxical_subreg_p (outermode, innermostmode))
{
/* Bail out in case resulting subreg would be incorrect. */
if (maybe_lt (final_offset, 0)
|| maybe_ge (poly_uint64 (final_offset), innermostsize)
|| !multiple_p (final_offset, outersize))
return NULL_RTX;
}
else
{
poly_int64 required_offset = subreg_memory_offset (outermode,
innermostmode, 0);
if (maybe_ne (final_offset, required_offset))
return NULL_RTX;
/* Paradoxical subregs always have byte offset 0. */
final_offset = 0;
}
/* Recurse for further possible simplifications. */
newx = simplify_subreg (outermode, SUBREG_REG (op), innermostmode,
final_offset);
if (newx)
return newx;
if (validate_subreg (outermode, innermostmode,
SUBREG_REG (op), final_offset))
{
newx = gen_rtx_SUBREG (outermode, SUBREG_REG (op), final_offset);
if (SUBREG_PROMOTED_VAR_P (op)
&& SUBREG_PROMOTED_SIGN (op) >= 0
&& GET_MODE_CLASS (outermode) == MODE_INT
&& known_ge (outersize, innersize)
&& known_le (outersize, innermostsize)
&& subreg_lowpart_p (newx))
{
SUBREG_PROMOTED_VAR_P (newx) = 1;
SUBREG_PROMOTED_SET (newx, SUBREG_PROMOTED_GET (op));
}
return newx;
}
return NULL_RTX;
}
/* SUBREG of a hard register => just change the register number
and/or mode. If the hard register is not valid in that mode,
suppress this simplification. If the hard register is the stack,
frame, or argument pointer, leave this as a SUBREG. */
if (REG_P (op) && HARD_REGISTER_P (op))
{
unsigned int regno, final_regno;
regno = REGNO (op);
final_regno = simplify_subreg_regno (regno, innermode, byte, outermode);
if (HARD_REGISTER_NUM_P (final_regno))
{
rtx x = gen_rtx_REG_offset (op, outermode, final_regno,
subreg_memory_offset (outermode,
innermode, byte));
/* Propagate original regno. We don't have any way to specify
the offset inside original regno, so do so only for lowpart.
The information is used only by alias analysis that cannot
grog partial register anyway. */
if (known_eq (subreg_lowpart_offset (outermode, innermode), byte))
ORIGINAL_REGNO (x) = ORIGINAL_REGNO (op);
return x;
}
}
/* If we have a SUBREG of a register that we are replacing and we are
replacing it with a MEM, make a new MEM and try replacing the
SUBREG with it. Don't do this if the MEM has a mode-dependent address
or if we would be widening it. */
if (MEM_P (op)
&& ! mode_dependent_address_p (XEXP (op, 0), MEM_ADDR_SPACE (op))
/* Allow splitting of volatile memory references in case we don't
have instruction to move the whole thing. */
&& (! MEM_VOLATILE_P (op)
|| ! have_insn_for (SET, innermode))
&& !(STRICT_ALIGNMENT && MEM_ALIGN (op) < GET_MODE_ALIGNMENT (outermode))
&& known_le (outersize, innersize))
return adjust_address_nv (op, outermode, byte);
/* Handle complex or vector values represented as CONCAT or VEC_CONCAT
of two parts. */
if (GET_CODE (op) == CONCAT
|| GET_CODE (op) == VEC_CONCAT)
{
poly_uint64 final_offset;
rtx part, res;
machine_mode part_mode = GET_MODE (XEXP (op, 0));
if (part_mode == VOIDmode)
part_mode = GET_MODE_INNER (GET_MODE (op));
poly_uint64 part_size = GET_MODE_SIZE (part_mode);
if (known_lt (byte, part_size))
{
part = XEXP (op, 0);
final_offset = byte;
}
else if (known_ge (byte, part_size))
{
part = XEXP (op, 1);
final_offset = byte - part_size;
}
else
return NULL_RTX;
if (maybe_gt (final_offset + outersize, part_size))
return NULL_RTX;
part_mode = GET_MODE (part);
if (part_mode == VOIDmode)
part_mode = GET_MODE_INNER (GET_MODE (op));
res = simplify_subreg (outermode, part, part_mode, final_offset);
if (res)
return res;
if (validate_subreg (outermode, part_mode, part, final_offset))
return gen_rtx_SUBREG (outermode, part, final_offset);
return NULL_RTX;
}
/* Simplify
(subreg (vec_merge (X)
(vector)
(const_int ((1 << N) | M)))
(N * sizeof (outermode)))
to
(subreg (X) (N * sizeof (outermode)))
*/
unsigned int idx;
if (constant_multiple_p (byte, GET_MODE_SIZE (outermode), &idx)
&& idx < HOST_BITS_PER_WIDE_INT
&& GET_CODE (op) == VEC_MERGE
&& GET_MODE_INNER (innermode) == outermode
&& CONST_INT_P (XEXP (op, 2))
&& (UINTVAL (XEXP (op, 2)) & (HOST_WIDE_INT_1U << idx)) != 0)
return simplify_gen_subreg (outermode, XEXP (op, 0), innermode, byte);
/* A SUBREG resulting from a zero extension may fold to zero if
it extracts higher bits that the ZERO_EXTEND's source bits. */
if (GET_CODE (op) == ZERO_EXTEND && SCALAR_INT_MODE_P (innermode))
{
poly_uint64 bitpos = subreg_lsb_1 (outermode, innermode, byte);
if (known_ge (bitpos, GET_MODE_PRECISION (GET_MODE (XEXP (op, 0)))))
return CONST0_RTX (outermode);
}
/* Optimize SUBREGS of scalar integral ASHIFT by a valid constant. */
if (GET_CODE (op) == ASHIFT
&& SCALAR_INT_MODE_P (innermode)
&& CONST_INT_P (XEXP (op, 1))
&& INTVAL (XEXP (op, 1)) > 0
&& known_gt (GET_MODE_BITSIZE (innermode), INTVAL (XEXP (op, 1))))
{
HOST_WIDE_INT val = INTVAL (XEXP (op, 1));
/* A lowpart SUBREG of a ASHIFT by a constant may fold to zero. */
if (known_eq (subreg_lowpart_offset (outermode, innermode), byte)
&& known_le (GET_MODE_BITSIZE (outermode), val))
return CONST0_RTX (outermode);
/* Optimize the highpart SUBREG of a suitable ASHIFT (ZERO_EXTEND). */
if (GET_CODE (XEXP (op, 0)) == ZERO_EXTEND
&& GET_MODE (XEXP (XEXP (op, 0), 0)) == outermode
&& known_eq (GET_MODE_BITSIZE (outermode), val)
&& known_eq (GET_MODE_BITSIZE (innermode), 2 * val)
&& known_eq (subreg_highpart_offset (outermode, innermode), byte))
return XEXP (XEXP (op, 0), 0);
}
/* Attempt to simplify WORD_MODE SUBREGs of bitwise expressions. */
if (outermode == word_mode
&& (GET_CODE (op) == IOR || GET_CODE (op) == XOR || GET_CODE (op) == AND)
&& SCALAR_INT_MODE_P (innermode))
{
rtx op0 = simplify_subreg (outermode, XEXP (op, 0), innermode, byte);
rtx op1 = simplify_subreg (outermode, XEXP (op, 1), innermode, byte);
if (op0 && op1)
return simplify_gen_binary (GET_CODE (op), outermode, op0, op1);
}
scalar_int_mode int_outermode, int_innermode;
if (is_a (outermode, &int_outermode)
&& is_a (innermode, &int_innermode)
&& known_eq (byte, subreg_lowpart_offset (int_outermode, int_innermode)))
{
/* Handle polynomial integers. The upper bits of a paradoxical
subreg are undefined, so this is safe regardless of whether
we're truncating or extending. */
if (CONST_POLY_INT_P (op))
{
poly_wide_int val
= poly_wide_int::from (const_poly_int_value (op),
GET_MODE_PRECISION (int_outermode),
SIGNED);
return immed_wide_int_const (val, int_outermode);
}
if (GET_MODE_PRECISION (int_outermode)
< GET_MODE_PRECISION (int_innermode))
{
rtx tem = simplify_truncation (int_outermode, op, int_innermode);
if (tem)
return tem;
}
}
/* If the outer mode is not integral, try taking a subreg with the equivalent
integer outer mode and then bitcasting the result.
Other simplifications rely on integer to integer subregs and we'd
potentially miss out on optimizations otherwise. */
if (known_gt (GET_MODE_SIZE (innermode),
GET_MODE_SIZE (outermode))
&& SCALAR_INT_MODE_P (innermode)
&& !SCALAR_INT_MODE_P (outermode)
&& int_mode_for_size (GET_MODE_BITSIZE (outermode),
0).exists (&int_outermode))
{
rtx tem = simplify_subreg (int_outermode, op, innermode, byte);
if (tem)
return lowpart_subreg (outermode, tem, int_outermode);
}
/* If OP is a vector comparison and the subreg is not changing the
number of elements or the size of the elements, change the result
of the comparison to the new mode. */
if (COMPARISON_P (op)
&& VECTOR_MODE_P (outermode)
&& VECTOR_MODE_P (innermode)
&& known_eq (GET_MODE_NUNITS (outermode), GET_MODE_NUNITS (innermode))
&& known_eq (GET_MODE_UNIT_SIZE (outermode),
GET_MODE_UNIT_SIZE (innermode)))
return simplify_gen_relational (GET_CODE (op), outermode, innermode,
XEXP (op, 0), XEXP (op, 1));
return NULL_RTX;
}
/* Make a SUBREG operation or equivalent if it folds. */
rtx
simplify_context::simplify_gen_subreg (machine_mode outermode, rtx op,
machine_mode innermode,
poly_uint64 byte)
{
rtx newx;
newx = simplify_subreg (outermode, op, innermode, byte);
if (newx)
return newx;
if (GET_CODE (op) == SUBREG
|| GET_CODE (op) == CONCAT
|| GET_MODE (op) == VOIDmode)
return NULL_RTX;
if (MODE_COMPOSITE_P (outermode)
&& (CONST_SCALAR_INT_P (op)
|| CONST_DOUBLE_AS_FLOAT_P (op)
|| CONST_FIXED_P (op)
|| GET_CODE (op) == CONST_VECTOR))
return NULL_RTX;
if (validate_subreg (outermode, innermode, op, byte))
return gen_rtx_SUBREG (outermode, op, byte);
return NULL_RTX;
}
/* Generates a subreg to get the least significant part of EXPR (in mode
INNER_MODE) to OUTER_MODE. */
rtx
simplify_context::lowpart_subreg (machine_mode outer_mode, rtx expr,
machine_mode inner_mode)
{
return simplify_gen_subreg (outer_mode, expr, inner_mode,
subreg_lowpart_offset (outer_mode, inner_mode));
}
/* Generate RTX to select element at INDEX out of vector OP. */
rtx
simplify_context::simplify_gen_vec_select (rtx op, unsigned int index)
{
gcc_assert (VECTOR_MODE_P (GET_MODE (op)));
scalar_mode imode = GET_MODE_INNER (GET_MODE (op));
if (known_eq (index * GET_MODE_SIZE (imode),
subreg_lowpart_offset (imode, GET_MODE (op))))
{
rtx res = lowpart_subreg (imode, op, GET_MODE (op));
if (res)
return res;
}
rtx tmp = gen_rtx_PARALLEL (VOIDmode, gen_rtvec (1, GEN_INT (index)));
return gen_rtx_VEC_SELECT (imode, op, tmp);
}
/* Simplify X, an rtx expression.
Return the simplified expression or NULL if no simplifications
were possible.
This is the preferred entry point into the simplification routines;
however, we still allow passes to call the more specific routines.
Right now GCC has three (yes, three) major bodies of RTL simplification
code that need to be unified.
1. fold_rtx in cse.cc. This code uses various CSE specific
information to aid in RTL simplification.
2. simplify_rtx in combine.cc. Similar to fold_rtx, except that
it uses combine specific information to aid in RTL
simplification.
3. The routines in this file.
Long term we want to only have one body of simplification code; to
get to that state I recommend the following steps:
1. Pour over fold_rtx & simplify_rtx and move any simplifications
which are not pass dependent state into these routines.
2. As code is moved by #1, change fold_rtx & simplify_rtx to
use this routine whenever possible.
3. Allow for pass dependent state to be provided to these
routines and add simplifications based on the pass dependent
state. Remove code from cse.cc & combine.cc that becomes
redundant/dead.
It will take time, but ultimately the compiler will be easier to
maintain and improve. It's totally silly that when we add a
simplification that it needs to be added to 4 places (3 for RTL
simplification and 1 for tree simplification. */
rtx
simplify_rtx (const_rtx x)
{
const enum rtx_code code = GET_CODE (x);
const machine_mode mode = GET_MODE (x);
switch (GET_RTX_CLASS (code))
{
case RTX_UNARY:
return simplify_unary_operation (code, mode,
XEXP (x, 0), GET_MODE (XEXP (x, 0)));
case RTX_COMM_ARITH:
if (swap_commutative_operands_p (XEXP (x, 0), XEXP (x, 1)))
return simplify_gen_binary (code, mode, XEXP (x, 1), XEXP (x, 0));
/* Fall through. */
case RTX_BIN_ARITH:
return simplify_binary_operation (code, mode, XEXP (x, 0), XEXP (x, 1));
case RTX_TERNARY:
case RTX_BITFIELD_OPS:
return simplify_ternary_operation (code, mode, GET_MODE (XEXP (x, 0)),
XEXP (x, 0), XEXP (x, 1),
XEXP (x, 2));
case RTX_COMPARE:
case RTX_COMM_COMPARE:
return simplify_relational_operation (code, mode,
((GET_MODE (XEXP (x, 0))
!= VOIDmode)
? GET_MODE (XEXP (x, 0))
: GET_MODE (XEXP (x, 1))),
XEXP (x, 0),
XEXP (x, 1));
case RTX_EXTRA:
if (code == SUBREG)
return simplify_subreg (mode, SUBREG_REG (x),
GET_MODE (SUBREG_REG (x)),
SUBREG_BYTE (x));
break;
case RTX_OBJ:
if (code == LO_SUM)
{
/* Convert (lo_sum (high FOO) FOO) to FOO. */
if (GET_CODE (XEXP (x, 0)) == HIGH
&& rtx_equal_p (XEXP (XEXP (x, 0), 0), XEXP (x, 1)))
return XEXP (x, 1);
}
break;
default:
break;
}
return NULL;
}
#if CHECKING_P
namespace selftest {
/* Make a unique pseudo REG of mode MODE for use by selftests. */
static rtx
make_test_reg (machine_mode mode)
{
static int test_reg_num = LAST_VIRTUAL_REGISTER + 1;
return gen_rtx_REG (mode, test_reg_num++);
}
static void
test_scalar_int_ops (machine_mode mode)
{
rtx op0 = make_test_reg (mode);
rtx op1 = make_test_reg (mode);
rtx six = GEN_INT (6);
rtx neg_op0 = simplify_gen_unary (NEG, mode, op0, mode);
rtx not_op0 = simplify_gen_unary (NOT, mode, op0, mode);
rtx bswap_op0 = simplify_gen_unary (BSWAP, mode, op0, mode);
rtx and_op0_op1 = simplify_gen_binary (AND, mode, op0, op1);
rtx ior_op0_op1 = simplify_gen_binary (IOR, mode, op0, op1);
rtx xor_op0_op1 = simplify_gen_binary (XOR, mode, op0, op1);
rtx and_op0_6 = simplify_gen_binary (AND, mode, op0, six);
rtx and_op1_6 = simplify_gen_binary (AND, mode, op1, six);
/* Test some binary identities. */
ASSERT_RTX_EQ (op0, simplify_gen_binary (PLUS, mode, op0, const0_rtx));
ASSERT_RTX_EQ (op0, simplify_gen_binary (PLUS, mode, const0_rtx, op0));
ASSERT_RTX_EQ (op0, simplify_gen_binary (MINUS, mode, op0, const0_rtx));
ASSERT_RTX_EQ (op0, simplify_gen_binary (MULT, mode, op0, const1_rtx));
ASSERT_RTX_EQ (op0, simplify_gen_binary (MULT, mode, const1_rtx, op0));
ASSERT_RTX_EQ (op0, simplify_gen_binary (DIV, mode, op0, const1_rtx));
ASSERT_RTX_EQ (op0, simplify_gen_binary (AND, mode, op0, constm1_rtx));
ASSERT_RTX_EQ (op0, simplify_gen_binary (AND, mode, constm1_rtx, op0));
ASSERT_RTX_EQ (op0, simplify_gen_binary (IOR, mode, op0, const0_rtx));
ASSERT_RTX_EQ (op0, simplify_gen_binary (IOR, mode, const0_rtx, op0));
ASSERT_RTX_EQ (op0, simplify_gen_binary (XOR, mode, op0, const0_rtx));
ASSERT_RTX_EQ (op0, simplify_gen_binary (XOR, mode, const0_rtx, op0));
ASSERT_RTX_EQ (op0, simplify_gen_binary (ASHIFT, mode, op0, const0_rtx));
ASSERT_RTX_EQ (op0, simplify_gen_binary (ROTATE, mode, op0, const0_rtx));
ASSERT_RTX_EQ (op0, simplify_gen_binary (ASHIFTRT, mode, op0, const0_rtx));
ASSERT_RTX_EQ (op0, simplify_gen_binary (LSHIFTRT, mode, op0, const0_rtx));
ASSERT_RTX_EQ (op0, simplify_gen_binary (ROTATERT, mode, op0, const0_rtx));
/* Test some self-inverse operations. */
ASSERT_RTX_EQ (op0, simplify_gen_unary (NEG, mode, neg_op0, mode));
ASSERT_RTX_EQ (op0, simplify_gen_unary (NOT, mode, not_op0, mode));
ASSERT_RTX_EQ (op0, simplify_gen_unary (BSWAP, mode, bswap_op0, mode));
/* Test some reflexive operations. */
ASSERT_RTX_EQ (op0, simplify_gen_binary (AND, mode, op0, op0));
ASSERT_RTX_EQ (op0, simplify_gen_binary (IOR, mode, op0, op0));
ASSERT_RTX_EQ (op0, simplify_gen_binary (SMIN, mode, op0, op0));
ASSERT_RTX_EQ (op0, simplify_gen_binary (SMAX, mode, op0, op0));
ASSERT_RTX_EQ (op0, simplify_gen_binary (UMIN, mode, op0, op0));
ASSERT_RTX_EQ (op0, simplify_gen_binary (UMAX, mode, op0, op0));
ASSERT_RTX_EQ (const0_rtx, simplify_gen_binary (MINUS, mode, op0, op0));
ASSERT_RTX_EQ (const0_rtx, simplify_gen_binary (XOR, mode, op0, op0));
/* Test simplify_distributive_operation. */
ASSERT_RTX_EQ (simplify_gen_binary (AND, mode, xor_op0_op1, six),
simplify_gen_binary (XOR, mode, and_op0_6, and_op1_6));
ASSERT_RTX_EQ (simplify_gen_binary (AND, mode, ior_op0_op1, six),
simplify_gen_binary (IOR, mode, and_op0_6, and_op1_6));
ASSERT_RTX_EQ (simplify_gen_binary (AND, mode, and_op0_op1, six),
simplify_gen_binary (AND, mode, and_op0_6, and_op1_6));
/* Test useless extensions are eliminated. */
ASSERT_RTX_EQ (op0, simplify_gen_unary (TRUNCATE, mode, op0, mode));
ASSERT_RTX_EQ (op0, simplify_gen_unary (ZERO_EXTEND, mode, op0, mode));
ASSERT_RTX_EQ (op0, simplify_gen_unary (SIGN_EXTEND, mode, op0, mode));
ASSERT_RTX_EQ (op0, lowpart_subreg (mode, op0, mode));
}
/* Verify some simplifications of integer extension/truncation.
Machine mode BMODE is the guaranteed wider than SMODE. */
static void
test_scalar_int_ext_ops (machine_mode bmode, machine_mode smode)
{
rtx sreg = make_test_reg (smode);
/* Check truncation of extension. */
ASSERT_RTX_EQ (simplify_gen_unary (TRUNCATE, smode,
simplify_gen_unary (ZERO_EXTEND, bmode,
sreg, smode),
bmode),
sreg);
ASSERT_RTX_EQ (simplify_gen_unary (TRUNCATE, smode,
simplify_gen_unary (SIGN_EXTEND, bmode,
sreg, smode),
bmode),
sreg);
ASSERT_RTX_EQ (simplify_gen_unary (TRUNCATE, smode,
lowpart_subreg (bmode, sreg, smode),
bmode),
sreg);
}
/* Verify more simplifications of integer extension/truncation.
BMODE is wider than MMODE which is wider than SMODE. */
static void
test_scalar_int_ext_ops2 (machine_mode bmode, machine_mode mmode,
machine_mode smode)
{
rtx breg = make_test_reg (bmode);
rtx mreg = make_test_reg (mmode);
rtx sreg = make_test_reg (smode);
/* Check truncate of truncate. */
ASSERT_RTX_EQ (simplify_gen_unary (TRUNCATE, smode,
simplify_gen_unary (TRUNCATE, mmode,
breg, bmode),
mmode),
simplify_gen_unary (TRUNCATE, smode, breg, bmode));
/* Check extension of extension. */
ASSERT_RTX_EQ (simplify_gen_unary (ZERO_EXTEND, bmode,
simplify_gen_unary (ZERO_EXTEND, mmode,
sreg, smode),
mmode),
simplify_gen_unary (ZERO_EXTEND, bmode, sreg, smode));
ASSERT_RTX_EQ (simplify_gen_unary (SIGN_EXTEND, bmode,
simplify_gen_unary (SIGN_EXTEND, mmode,
sreg, smode),
mmode),
simplify_gen_unary (SIGN_EXTEND, bmode, sreg, smode));
ASSERT_RTX_EQ (simplify_gen_unary (SIGN_EXTEND, bmode,
simplify_gen_unary (ZERO_EXTEND, mmode,
sreg, smode),
mmode),
simplify_gen_unary (ZERO_EXTEND, bmode, sreg, smode));
/* Check truncation of extension. */
ASSERT_RTX_EQ (simplify_gen_unary (TRUNCATE, smode,
simplify_gen_unary (ZERO_EXTEND, bmode,
mreg, mmode),
bmode),
simplify_gen_unary (TRUNCATE, smode, mreg, mmode));
ASSERT_RTX_EQ (simplify_gen_unary (TRUNCATE, smode,
simplify_gen_unary (SIGN_EXTEND, bmode,
mreg, mmode),
bmode),
simplify_gen_unary (TRUNCATE, smode, mreg, mmode));
ASSERT_RTX_EQ (simplify_gen_unary (TRUNCATE, smode,
lowpart_subreg (bmode, mreg, mmode),
bmode),
simplify_gen_unary (TRUNCATE, smode, mreg, mmode));
}
/* Verify some simplifications involving scalar expressions. */
static void
test_scalar_ops ()
{
for (unsigned int i = 0; i < NUM_MACHINE_MODES; ++i)
{
machine_mode mode = (machine_mode) i;
if (SCALAR_INT_MODE_P (mode) && mode != BImode)
test_scalar_int_ops (mode);
}
test_scalar_int_ext_ops (HImode, QImode);
test_scalar_int_ext_ops (SImode, QImode);
test_scalar_int_ext_ops (SImode, HImode);
test_scalar_int_ext_ops (DImode, QImode);
test_scalar_int_ext_ops (DImode, HImode);
test_scalar_int_ext_ops (DImode, SImode);
test_scalar_int_ext_ops2 (SImode, HImode, QImode);
test_scalar_int_ext_ops2 (DImode, HImode, QImode);
test_scalar_int_ext_ops2 (DImode, SImode, QImode);
test_scalar_int_ext_ops2 (DImode, SImode, HImode);
}
/* Test vector simplifications involving VEC_DUPLICATE in which the
operands and result have vector mode MODE. SCALAR_REG is a pseudo
register that holds one element of MODE. */
static void
test_vector_ops_duplicate (machine_mode mode, rtx scalar_reg)
{
scalar_mode inner_mode = GET_MODE_INNER (mode);
rtx duplicate = gen_rtx_VEC_DUPLICATE (mode, scalar_reg);
poly_uint64 nunits = GET_MODE_NUNITS (mode);
if (GET_MODE_CLASS (mode) == MODE_VECTOR_INT)
{
/* Test some simple unary cases with VEC_DUPLICATE arguments. */
rtx not_scalar_reg = gen_rtx_NOT (inner_mode, scalar_reg);
rtx duplicate_not = gen_rtx_VEC_DUPLICATE (mode, not_scalar_reg);
ASSERT_RTX_EQ (duplicate,
simplify_unary_operation (NOT, mode,
duplicate_not, mode));
rtx neg_scalar_reg = gen_rtx_NEG (inner_mode, scalar_reg);
rtx duplicate_neg = gen_rtx_VEC_DUPLICATE (mode, neg_scalar_reg);
ASSERT_RTX_EQ (duplicate,
simplify_unary_operation (NEG, mode,
duplicate_neg, mode));
/* Test some simple binary cases with VEC_DUPLICATE arguments. */
ASSERT_RTX_EQ (duplicate,
simplify_binary_operation (PLUS, mode, duplicate,
CONST0_RTX (mode)));
ASSERT_RTX_EQ (duplicate,
simplify_binary_operation (MINUS, mode, duplicate,
CONST0_RTX (mode)));
ASSERT_RTX_PTR_EQ (CONST0_RTX (mode),
simplify_binary_operation (MINUS, mode, duplicate,
duplicate));
}
/* Test a scalar VEC_SELECT of a VEC_DUPLICATE. */
rtx zero_par = gen_rtx_PARALLEL (VOIDmode, gen_rtvec (1, const0_rtx));
ASSERT_RTX_PTR_EQ (scalar_reg,
simplify_binary_operation (VEC_SELECT, inner_mode,
duplicate, zero_par));
unsigned HOST_WIDE_INT const_nunits;
if (nunits.is_constant (&const_nunits))
{
/* And again with the final element. */
rtx last_index = gen_int_mode (const_nunits - 1, word_mode);
rtx last_par = gen_rtx_PARALLEL (VOIDmode, gen_rtvec (1, last_index));
ASSERT_RTX_PTR_EQ (scalar_reg,
simplify_binary_operation (VEC_SELECT, inner_mode,
duplicate, last_par));
/* Test a scalar subreg of a VEC_MERGE of a VEC_DUPLICATE. */
/* Skip this test for vectors of booleans, because offset is in bytes,
while vec_merge indices are in elements (usually bits). */
if (GET_MODE_CLASS (mode) != MODE_VECTOR_BOOL)
{
rtx vector_reg = make_test_reg (mode);
for (unsigned HOST_WIDE_INT i = 0; i < const_nunits; i++)
{
if (i >= HOST_BITS_PER_WIDE_INT)
break;
rtx mask = GEN_INT ((HOST_WIDE_INT_1U << i) | (i + 1));
rtx vm = gen_rtx_VEC_MERGE (mode, duplicate, vector_reg, mask);
poly_uint64 offset = i * GET_MODE_SIZE (inner_mode);
ASSERT_RTX_EQ (scalar_reg,
simplify_gen_subreg (inner_mode, vm,
mode, offset));
}
}
}
/* Test a scalar subreg of a VEC_DUPLICATE. */
poly_uint64 offset = subreg_lowpart_offset (inner_mode, mode);
ASSERT_RTX_EQ (scalar_reg,
simplify_gen_subreg (inner_mode, duplicate,
mode, offset));
machine_mode narrower_mode;
if (maybe_ne (nunits, 2U)
&& multiple_p (nunits, 2)
&& mode_for_vector (inner_mode, 2).exists (&narrower_mode)
&& VECTOR_MODE_P (narrower_mode))
{
/* Test VEC_DUPLICATE of a vector. */
rtx_vector_builder nbuilder (narrower_mode, 2, 1);
nbuilder.quick_push (const0_rtx);
nbuilder.quick_push (const1_rtx);
rtx_vector_builder builder (mode, 2, 1);
builder.quick_push (const0_rtx);
builder.quick_push (const1_rtx);
ASSERT_RTX_EQ (builder.build (),
simplify_unary_operation (VEC_DUPLICATE, mode,
nbuilder.build (),
narrower_mode));
/* Test VEC_SELECT of a vector. */
rtx vec_par
= gen_rtx_PARALLEL (VOIDmode, gen_rtvec (2, const1_rtx, const0_rtx));
rtx narrower_duplicate
= gen_rtx_VEC_DUPLICATE (narrower_mode, scalar_reg);
ASSERT_RTX_EQ (narrower_duplicate,
simplify_binary_operation (VEC_SELECT, narrower_mode,
duplicate, vec_par));
/* Test a vector subreg of a VEC_DUPLICATE. */
poly_uint64 offset = subreg_lowpart_offset (narrower_mode, mode);
ASSERT_RTX_EQ (narrower_duplicate,
simplify_gen_subreg (narrower_mode, duplicate,
mode, offset));
}
}
/* Test vector simplifications involving VEC_SERIES in which the
operands and result have vector mode MODE. SCALAR_REG is a pseudo
register that holds one element of MODE. */
static void
test_vector_ops_series (machine_mode mode, rtx scalar_reg)
{
/* Test unary cases with VEC_SERIES arguments. */
scalar_mode inner_mode = GET_MODE_INNER (mode);
rtx duplicate = gen_rtx_VEC_DUPLICATE (mode, scalar_reg);
rtx neg_scalar_reg = gen_rtx_NEG (inner_mode, scalar_reg);
rtx series_0_r = gen_rtx_VEC_SERIES (mode, const0_rtx, scalar_reg);
rtx series_0_nr = gen_rtx_VEC_SERIES (mode, const0_rtx, neg_scalar_reg);
rtx series_nr_1 = gen_rtx_VEC_SERIES (mode, neg_scalar_reg, const1_rtx);
rtx series_r_m1 = gen_rtx_VEC_SERIES (mode, scalar_reg, constm1_rtx);
rtx series_r_r = gen_rtx_VEC_SERIES (mode, scalar_reg, scalar_reg);
rtx series_nr_nr = gen_rtx_VEC_SERIES (mode, neg_scalar_reg,
neg_scalar_reg);
ASSERT_RTX_EQ (series_0_r,
simplify_unary_operation (NEG, mode, series_0_nr, mode));
ASSERT_RTX_EQ (series_r_m1,
simplify_unary_operation (NEG, mode, series_nr_1, mode));
ASSERT_RTX_EQ (series_r_r,
simplify_unary_operation (NEG, mode, series_nr_nr, mode));
/* Test that a VEC_SERIES with a zero step is simplified away. */
ASSERT_RTX_EQ (duplicate,
simplify_binary_operation (VEC_SERIES, mode,
scalar_reg, const0_rtx));
/* Test PLUS and MINUS with VEC_SERIES. */
rtx series_0_1 = gen_const_vec_series (mode, const0_rtx, const1_rtx);
rtx series_0_m1 = gen_const_vec_series (mode, const0_rtx, constm1_rtx);
rtx series_r_1 = gen_rtx_VEC_SERIES (mode, scalar_reg, const1_rtx);
ASSERT_RTX_EQ (series_r_r,
simplify_binary_operation (PLUS, mode, series_0_r,
duplicate));
ASSERT_RTX_EQ (series_r_1,
simplify_binary_operation (PLUS, mode, duplicate,
series_0_1));
ASSERT_RTX_EQ (series_r_m1,
simplify_binary_operation (PLUS, mode, duplicate,
series_0_m1));
ASSERT_RTX_EQ (series_0_r,
simplify_binary_operation (MINUS, mode, series_r_r,
duplicate));
ASSERT_RTX_EQ (series_r_m1,
simplify_binary_operation (MINUS, mode, duplicate,
series_0_1));
ASSERT_RTX_EQ (series_r_1,
simplify_binary_operation (MINUS, mode, duplicate,
series_0_m1));
ASSERT_RTX_EQ (series_0_m1,
simplify_binary_operation (VEC_SERIES, mode, const0_rtx,
constm1_rtx));
/* Test NEG on constant vector series. */
ASSERT_RTX_EQ (series_0_m1,
simplify_unary_operation (NEG, mode, series_0_1, mode));
ASSERT_RTX_EQ (series_0_1,
simplify_unary_operation (NEG, mode, series_0_m1, mode));
/* Test PLUS and MINUS on constant vector series. */
rtx scalar2 = gen_int_mode (2, inner_mode);
rtx scalar3 = gen_int_mode (3, inner_mode);
rtx series_1_1 = gen_const_vec_series (mode, const1_rtx, const1_rtx);
rtx series_0_2 = gen_const_vec_series (mode, const0_rtx, scalar2);
rtx series_1_3 = gen_const_vec_series (mode, const1_rtx, scalar3);
ASSERT_RTX_EQ (series_1_1,
simplify_binary_operation (PLUS, mode, series_0_1,
CONST1_RTX (mode)));
ASSERT_RTX_EQ (series_0_m1,
simplify_binary_operation (PLUS, mode, CONST0_RTX (mode),
series_0_m1));
ASSERT_RTX_EQ (series_1_3,
simplify_binary_operation (PLUS, mode, series_1_1,
series_0_2));
ASSERT_RTX_EQ (series_0_1,
simplify_binary_operation (MINUS, mode, series_1_1,
CONST1_RTX (mode)));
ASSERT_RTX_EQ (series_1_1,
simplify_binary_operation (MINUS, mode, CONST1_RTX (mode),
series_0_m1));
ASSERT_RTX_EQ (series_1_1,
simplify_binary_operation (MINUS, mode, series_1_3,
series_0_2));
/* Test MULT between constant vectors. */
rtx vec2 = gen_const_vec_duplicate (mode, scalar2);
rtx vec3 = gen_const_vec_duplicate (mode, scalar3);
rtx scalar9 = gen_int_mode (9, inner_mode);
rtx series_3_9 = gen_const_vec_series (mode, scalar3, scalar9);
ASSERT_RTX_EQ (series_0_2,
simplify_binary_operation (MULT, mode, series_0_1, vec2));
ASSERT_RTX_EQ (series_3_9,
simplify_binary_operation (MULT, mode, vec3, series_1_3));
if (!GET_MODE_NUNITS (mode).is_constant ())
ASSERT_FALSE (simplify_binary_operation (MULT, mode, series_0_1,
series_0_1));
/* Test ASHIFT between constant vectors. */
ASSERT_RTX_EQ (series_0_2,
simplify_binary_operation (ASHIFT, mode, series_0_1,
CONST1_RTX (mode)));
if (!GET_MODE_NUNITS (mode).is_constant ())
ASSERT_FALSE (simplify_binary_operation (ASHIFT, mode, CONST1_RTX (mode),
series_0_1));
}
static rtx
simplify_merge_mask (rtx x, rtx mask, int op)
{
return simplify_context ().simplify_merge_mask (x, mask, op);
}
/* Verify simplify_merge_mask works correctly. */
static void
test_vec_merge (machine_mode mode)
{
rtx op0 = make_test_reg (mode);
rtx op1 = make_test_reg (mode);
rtx op2 = make_test_reg (mode);
rtx op3 = make_test_reg (mode);
rtx op4 = make_test_reg (mode);
rtx op5 = make_test_reg (mode);
rtx mask1 = make_test_reg (SImode);
rtx mask2 = make_test_reg (SImode);
rtx vm1 = gen_rtx_VEC_MERGE (mode, op0, op1, mask1);
rtx vm2 = gen_rtx_VEC_MERGE (mode, op2, op3, mask1);
rtx vm3 = gen_rtx_VEC_MERGE (mode, op4, op5, mask1);
/* Simple vec_merge. */
ASSERT_EQ (op0, simplify_merge_mask (vm1, mask1, 0));
ASSERT_EQ (op1, simplify_merge_mask (vm1, mask1, 1));
ASSERT_EQ (NULL_RTX, simplify_merge_mask (vm1, mask2, 0));
ASSERT_EQ (NULL_RTX, simplify_merge_mask (vm1, mask2, 1));
/* Nested vec_merge.
It's tempting to make this simplify right down to opN, but we don't
because all the simplify_* functions assume that the operands have
already been simplified. */
rtx nvm = gen_rtx_VEC_MERGE (mode, vm1, vm2, mask1);
ASSERT_EQ (vm1, simplify_merge_mask (nvm, mask1, 0));
ASSERT_EQ (vm2, simplify_merge_mask (nvm, mask1, 1));
/* Intermediate unary op. */
rtx unop = gen_rtx_NOT (mode, vm1);
ASSERT_RTX_EQ (gen_rtx_NOT (mode, op0),
simplify_merge_mask (unop, mask1, 0));
ASSERT_RTX_EQ (gen_rtx_NOT (mode, op1),
simplify_merge_mask (unop, mask1, 1));
/* Intermediate binary op. */
rtx binop = gen_rtx_PLUS (mode, vm1, vm2);
ASSERT_RTX_EQ (gen_rtx_PLUS (mode, op0, op2),
simplify_merge_mask (binop, mask1, 0));
ASSERT_RTX_EQ (gen_rtx_PLUS (mode, op1, op3),
simplify_merge_mask (binop, mask1, 1));
/* Intermediate ternary op. */
rtx tenop = gen_rtx_FMA (mode, vm1, vm2, vm3);
ASSERT_RTX_EQ (gen_rtx_FMA (mode, op0, op2, op4),
simplify_merge_mask (tenop, mask1, 0));
ASSERT_RTX_EQ (gen_rtx_FMA (mode, op1, op3, op5),
simplify_merge_mask (tenop, mask1, 1));
/* Side effects. */
rtx badop0 = gen_rtx_PRE_INC (mode, op0);
rtx badvm = gen_rtx_VEC_MERGE (mode, badop0, op1, mask1);
ASSERT_EQ (badop0, simplify_merge_mask (badvm, mask1, 0));
ASSERT_EQ (NULL_RTX, simplify_merge_mask (badvm, mask1, 1));
/* Called indirectly. */
ASSERT_RTX_EQ (gen_rtx_VEC_MERGE (mode, op0, op3, mask1),
simplify_rtx (nvm));
}
/* Test that vector rotate formation works at RTL level. Try various
combinations of (REG << C) [|,^,+] (REG >> ( - C)). */
static void
test_vector_rotate (rtx reg)
{
machine_mode mode = GET_MODE (reg);
unsigned bitwidth = GET_MODE_UNIT_SIZE (mode) * BITS_PER_UNIT;
rtx plus_rtx = gen_rtx_PLUS (mode, reg, reg);
rtx lshftrt_amnt = GEN_INT (bitwidth - 1);
lshftrt_amnt = gen_const_vec_duplicate (mode, lshftrt_amnt);
rtx lshiftrt_rtx = gen_rtx_LSHIFTRT (mode, reg, lshftrt_amnt);
rtx rotate_rtx = gen_rtx_ROTATE (mode, reg, CONST1_RTX (mode));
/* Test explicitly the case where ASHIFT (x, 1) is a PLUS (x, x). */
ASSERT_RTX_EQ (rotate_rtx,
simplify_rtx (gen_rtx_IOR (mode, plus_rtx, lshiftrt_rtx)));
ASSERT_RTX_EQ (rotate_rtx,
simplify_rtx (gen_rtx_XOR (mode, plus_rtx, lshiftrt_rtx)));
ASSERT_RTX_EQ (rotate_rtx,
simplify_rtx (gen_rtx_PLUS (mode, plus_rtx, lshiftrt_rtx)));
/* Don't go through every possible rotate amount to save execution time.
Multiple of BITS_PER_UNIT amounts could conceivably be simplified to
other bswap operations sometimes. Go through just the odd amounts. */
for (unsigned i = 3; i < bitwidth - 2; i += 2)
{
rtx rot_amnt = gen_const_vec_duplicate (mode, GEN_INT (i));
rtx ashift_rtx = gen_rtx_ASHIFT (mode, reg, rot_amnt);
lshftrt_amnt = gen_const_vec_duplicate (mode, GEN_INT (bitwidth - i));
lshiftrt_rtx = gen_rtx_LSHIFTRT (mode, reg, lshftrt_amnt);
rotate_rtx = gen_rtx_ROTATE (mode, reg, rot_amnt);
ASSERT_RTX_EQ (rotate_rtx,
simplify_rtx (gen_rtx_IOR (mode, ashift_rtx, lshiftrt_rtx)));
ASSERT_RTX_EQ (rotate_rtx,
simplify_rtx (gen_rtx_XOR (mode, ashift_rtx, lshiftrt_rtx)));
ASSERT_RTX_EQ (rotate_rtx,
simplify_rtx (gen_rtx_PLUS (mode, ashift_rtx, lshiftrt_rtx)));
}
}
/* Test subregs of integer vector constant X, trying elements in
the range [ELT_BIAS, ELT_BIAS + constant_lower_bound (NELTS)),
where NELTS is the number of elements in X. Subregs involving
elements [ELT_BIAS, ELT_BIAS + FIRST_VALID) are expected to fail. */
static void
test_vector_subregs_modes (rtx x, poly_uint64 elt_bias = 0,
unsigned int first_valid = 0)
{
machine_mode inner_mode = GET_MODE (x);
scalar_mode int_mode = GET_MODE_INNER (inner_mode);
for (unsigned int modei = 0; modei < NUM_MACHINE_MODES; ++modei)
{
machine_mode outer_mode = (machine_mode) modei;
if (!VECTOR_MODE_P (outer_mode))
continue;
unsigned int outer_nunits;
if (GET_MODE_INNER (outer_mode) == int_mode
&& GET_MODE_NUNITS (outer_mode).is_constant (&outer_nunits)
&& multiple_p (GET_MODE_NUNITS (inner_mode), outer_nunits))
{
/* Test subregs in which the outer mode is a smaller,
constant-sized vector of the same element type. */
unsigned int limit
= constant_lower_bound (GET_MODE_NUNITS (inner_mode));
for (unsigned int elt = 0; elt < limit; elt += outer_nunits)
{
rtx expected = NULL_RTX;
if (elt >= first_valid)
{
rtx_vector_builder builder (outer_mode, outer_nunits, 1);
for (unsigned int i = 0; i < outer_nunits; ++i)
builder.quick_push (CONST_VECTOR_ELT (x, elt + i));
expected = builder.build ();
}
poly_uint64 byte = (elt_bias + elt) * GET_MODE_SIZE (int_mode);
ASSERT_RTX_EQ (expected,
simplify_subreg (outer_mode, x,
inner_mode, byte));
}
}
else if (known_eq (GET_MODE_SIZE (outer_mode),
GET_MODE_SIZE (inner_mode))
&& known_eq (elt_bias, 0U)
&& (GET_MODE_CLASS (outer_mode) != MODE_VECTOR_BOOL
|| known_eq (GET_MODE_BITSIZE (outer_mode),
GET_MODE_NUNITS (outer_mode)))
&& (!FLOAT_MODE_P (outer_mode)
|| (FLOAT_MODE_FORMAT (outer_mode)->ieee_bits
== GET_MODE_UNIT_PRECISION (outer_mode)))
&& (GET_MODE_SIZE (inner_mode).is_constant ()
|| !CONST_VECTOR_STEPPED_P (x)))
{
/* Try converting to OUTER_MODE and back. */
rtx outer_x = simplify_subreg (outer_mode, x, inner_mode, 0);
ASSERT_TRUE (outer_x != NULL_RTX);
ASSERT_RTX_EQ (x, simplify_subreg (inner_mode, outer_x,
outer_mode, 0));
}
}
if (BYTES_BIG_ENDIAN == WORDS_BIG_ENDIAN)
{
/* Test each byte in the element range. */
unsigned int limit
= constant_lower_bound (GET_MODE_SIZE (inner_mode));
for (unsigned int i = 0; i < limit; ++i)
{
unsigned int elt = i / GET_MODE_SIZE (int_mode);
rtx expected = NULL_RTX;
if (elt >= first_valid)
{
unsigned int byte_shift = i % GET_MODE_SIZE (int_mode);
if (BYTES_BIG_ENDIAN)
byte_shift = GET_MODE_SIZE (int_mode) - byte_shift - 1;
rtx_mode_t vec_elt (CONST_VECTOR_ELT (x, elt), int_mode);
wide_int shifted_elt
= wi::lrshift (vec_elt, byte_shift * BITS_PER_UNIT);
expected = immed_wide_int_const (shifted_elt, QImode);
}
poly_uint64 byte = elt_bias * GET_MODE_SIZE (int_mode) + i;
ASSERT_RTX_EQ (expected,
simplify_subreg (QImode, x, inner_mode, byte));
}
}
}
/* Test constant subregs of integer vector mode INNER_MODE, using 1
element per pattern. */
static void
test_vector_subregs_repeating (machine_mode inner_mode)
{
poly_uint64 nunits = GET_MODE_NUNITS (inner_mode);
unsigned int min_nunits = constant_lower_bound (nunits);
scalar_mode int_mode = GET_MODE_INNER (inner_mode);
unsigned int count = gcd (min_nunits, 8);
rtx_vector_builder builder (inner_mode, count, 1);
for (unsigned int i = 0; i < count; ++i)
builder.quick_push (gen_int_mode (8 - i, int_mode));
rtx x = builder.build ();
test_vector_subregs_modes (x);
if (!nunits.is_constant ())
test_vector_subregs_modes (x, nunits - min_nunits);
}
/* Test constant subregs of integer vector mode INNER_MODE, using 2
elements per pattern. */
static void
test_vector_subregs_fore_back (machine_mode inner_mode)
{
poly_uint64 nunits = GET_MODE_NUNITS (inner_mode);
unsigned int min_nunits = constant_lower_bound (nunits);
scalar_mode int_mode = GET_MODE_INNER (inner_mode);
unsigned int count = gcd (min_nunits, 4);
rtx_vector_builder builder (inner_mode, count, 2);
for (unsigned int i = 0; i < count; ++i)
builder.quick_push (gen_int_mode (i, int_mode));
for (unsigned int i = 0; i < count; ++i)
builder.quick_push (gen_int_mode (-1 - (int) i, int_mode));
rtx x = builder.build ();
test_vector_subregs_modes (x);
if (!nunits.is_constant ())
test_vector_subregs_modes (x, nunits - min_nunits, count);
}
/* Test constant subregs of integer vector mode INNER_MODE, using 3
elements per pattern. */
static void
test_vector_subregs_stepped (machine_mode inner_mode)
{
/* Build { 0, 1, 2, 3, ... }. */
scalar_mode int_mode = GET_MODE_INNER (inner_mode);
rtx_vector_builder builder (inner_mode, 1, 3);
for (unsigned int i = 0; i < 3; ++i)
builder.quick_push (gen_int_mode (i, int_mode));
rtx x = builder.build ();
test_vector_subregs_modes (x);
}
/* Test constant subregs of integer vector mode INNER_MODE. */
static void
test_vector_subregs (machine_mode inner_mode)
{
test_vector_subregs_repeating (inner_mode);
test_vector_subregs_fore_back (inner_mode);
test_vector_subregs_stepped (inner_mode);
}
/* Verify some simplifications involving vectors. */
static void
test_vector_ops ()
{
for (unsigned int i = 0; i < NUM_MACHINE_MODES; ++i)
{
machine_mode mode = (machine_mode) i;
if (VECTOR_MODE_P (mode))
{
rtx scalar_reg = make_test_reg (GET_MODE_INNER (mode));
test_vector_ops_duplicate (mode, scalar_reg);
rtx vector_reg = make_test_reg (mode);
if (GET_MODE_CLASS (mode) == MODE_VECTOR_INT
&& maybe_gt (GET_MODE_NUNITS (mode), 2))
{
test_vector_ops_series (mode, scalar_reg);
test_vector_subregs (mode);
test_vector_rotate (vector_reg);
}
test_vec_merge (mode);
}
}
}
template
struct simplify_const_poly_int_tests
{
static void run ();
};
template<>
struct simplify_const_poly_int_tests<1>
{
static void run () {}
};
/* Test various CONST_POLY_INT properties. */
template
void
simplify_const_poly_int_tests::run ()
{
using poly_int64 = poly_int;
rtx x1 = gen_int_mode (poly_int64 (1, 1), QImode);
rtx x2 = gen_int_mode (poly_int64 (-80, 127), QImode);
rtx x3 = gen_int_mode (poly_int64 (-79, -128), QImode);
rtx x4 = gen_int_mode (poly_int64 (5, 4), QImode);
rtx x5 = gen_int_mode (poly_int64 (30, 24), QImode);
rtx x6 = gen_int_mode (poly_int64 (20, 16), QImode);
rtx x7 = gen_int_mode (poly_int64 (7, 4), QImode);
rtx x8 = gen_int_mode (poly_int64 (30, 24), HImode);
rtx x9 = gen_int_mode (poly_int64 (-30, -24), HImode);
rtx x10 = gen_int_mode (poly_int64 (-31, -24), HImode);
rtx two = GEN_INT (2);
rtx six = GEN_INT (6);
poly_uint64 offset = subreg_lowpart_offset (QImode, HImode);
/* These tests only try limited operation combinations. Fuller arithmetic
testing is done directly on poly_ints. */
ASSERT_EQ (simplify_unary_operation (NEG, HImode, x8, HImode), x9);
ASSERT_EQ (simplify_unary_operation (NOT, HImode, x8, HImode), x10);
ASSERT_EQ (simplify_unary_operation (TRUNCATE, QImode, x8, HImode), x5);
ASSERT_EQ (simplify_binary_operation (PLUS, QImode, x1, x2), x3);
ASSERT_EQ (simplify_binary_operation (MINUS, QImode, x3, x1), x2);
ASSERT_EQ (simplify_binary_operation (MULT, QImode, x4, six), x5);
ASSERT_EQ (simplify_binary_operation (MULT, QImode, six, x4), x5);
ASSERT_EQ (simplify_binary_operation (ASHIFT, QImode, x4, two), x6);
ASSERT_EQ (simplify_binary_operation (IOR, QImode, x4, two), x7);
ASSERT_EQ (simplify_subreg (HImode, x5, QImode, 0), x8);
ASSERT_EQ (simplify_subreg (QImode, x8, HImode, offset), x5);
}
/* Run all of the selftests within this file. */
void
simplify_rtx_cc_tests ()
{
test_scalar_ops ();
test_vector_ops ();
simplify_const_poly_int_tests::run ();
}
} // namespace selftest
#endif /* CHECKING_P */