aboutsummaryrefslogtreecommitdiff
path: root/gcc
AgeCommit message (Expand)AuthorFilesLines
2022-11-18RISC-V: No extensions for SImode min/max against safe constantPhilipp Tomsich3-0/+36
2022-11-18RISC-V: Handle "(a & twobits) == singlebit" in branches using ZbsPhilipp Tomsich3-0/+67
2022-11-18RISC-V: Use bseti/bclri/binvi to extend reach of ori/andi/xoriPhilipp Tomsich8-5/+153
2022-11-18RISC-V: Optimize slli(.uw)? + addw + zext.w into sh[123]add + zext.wPhilipp Tomsich4-0/+82
2022-11-18RISC-V: split to allow formation of sh[123]add before 32bit divwPhilipp Tomsich2-0/+28
2022-11-18RISC-V: Optimize branches testing a bit-range or a shifted immediatePhilipp Tomsich3-0/+111
2022-11-18RISC-V: allow bseti on SImode without sign-extensionPhilipp Tomsich2-0/+37
2022-11-18libcpp: Avoid remapping filenames within directivesRichard Purdie1-1/+2
2022-11-18Manually add entries for r13-4128.Jakub Jelinek2-1368/+1376
2022-11-18Fortran: reject NULL actual argument without explicit interface [PR107576]Harald Anlauf2-0/+26
2022-11-18Daily bump.GCC Administrator6-1/+256
2022-11-18Fix PR middle-end/107705: ICE after reclaration errorAndrew Pinski2-0/+12
2022-11-18Fix PRs 106764, 106765, and 107307, all ICE after invalid re-declarationAndrew Pinski4-0/+28
2022-11-18Fix testcase for architectures that use .srodataYixuan Chen1-1/+1
2022-11-18aarch64: Fix LDAPURS assembly outputKyrylo Tkachov3-7/+3
2022-11-18testsuite: Verify that module-mapper is availableTorbjörn SVENSSON3-0/+61
2022-11-18aarch64: Fix up LDAPR codegenKyrylo Tkachov5-35/+83
2022-11-18c++: Implement CWG2635 - Constrained structured bindingsJakub Jelinek8-7/+118
2022-11-18tree-optimization/107647 - avoid FMA from SLP with -ffp-contract=offRichard Biener2-4/+28
2022-11-18LoongArch: Fix atomic_exchange expanding [PR107713]Jinyang He3-2/+84
2022-11-17c++: constinit on pointer to function [PR104066]Marek Polacek2-1/+13
2022-11-17c: Set the locus of the function result declBernhard Reutner-Fischer1-1/+5
2022-11-17Fortran: Remove double spaces in open() warning [PR99884]Bernhard Reutner-Fischer1-1/+1
2022-11-17Fix PR 107734: valgrind errors with sbitmap in match.pdAndrew Pinski1-0/+2
2022-11-17[PR tree-optimization/107732] [range-ops] Handle attempt to abs() negatives.Aldy Hernandez2-1/+14
2022-11-17c, analyzer: fix ICE with -fanalyzer and -Wunused-macros [PR107711]David Malcolm2-1/+20
2022-11-17RISC-V: Optimize masking with two clear bits not a SMALL_OPERANDPhilipp Tomsich3-0/+55
2022-11-17RISC-V: bitmanip: add splitter to use bexti for "(a & (1 << BIT_NO)) ? 0 : -1"Philipp Tomsich2-1/+14
2022-11-17Enable shrink wrapping for the RISC-V target.mtsamis2-2/+215
2022-11-17aarch64: Add mode size check on LDAPR-extend patternsKyrylo Tkachov1-2/+2
2022-11-17[PR68097] Try to avoid recursing for floats in gimple_stmt_nonnegative_warnv_p.Aldy Hernandez1-0/+10
2022-11-17x86: Enable 256 move by pieces for ALDERLAKE machine.Lili Cui2-2/+14
2022-11-17middle-end: ensure that VEC_PERM operands get lowered to the same SSA_NAME. [...Tamar Christina2-2/+10
2022-11-17middle-end: replace GET_MODE_WIDER_MODE with GET_MODE_NEXT_MODETamar Christina1-4/+7
2022-11-17[range-ops] Minor readability fix.Aldy Hernandez1-2/+4
2022-11-16Fix typo in gimple_fold_partial_load_store_mem_refKewen Lin1-1/+1
2022-11-16RISC-V: Optimize RVV epilogue logic.Jia-Wei Chen2-15/+32
2022-11-16Fix multiple recent sh3/sh3eb regressionsJeff Law1-4/+1
2022-11-17Daily bump.GCC Administrator7-1/+419
2022-11-16analyzer: more test coverage for named constantsDavid Malcolm7-0/+109
2022-11-16analyzer: log the stashing of named constants [PR107711]David Malcolm4-23/+85
2022-11-16Fortran: ICE on procedure arguments with non-integer length [PR107707]Steve Kargl2-0/+15
2022-11-16c++: P2448 - Relaxing some constexpr restrictions [PR106649]Marek Polacek47-146/+715
2022-11-16Fortran: error recovery after reference to bad CLASS variable [PR107681]Harald Anlauf2-0/+14
2022-11-16Fortran: ICE in simplification of array expression involving power [PR107680]Harald Anlauf2-0/+41
2022-11-16RISC-V: Split "(a & (1UL << bitno)) ? 0 : 1" to bext + xoriPhilipp Tomsich3-4/+31
2022-11-16RISC-V: Split "(a & (1UL << bitno)) ? 0 : -1" to bext + addiPhilipp Tomsich3-3/+57
2022-11-16testsuite: Fix mistransformed gcovHans-Peter Nilsson3-4/+17
2022-11-16tree-optimization/107686 - fix bitfield ref through vec_unpack optimizationRichard Biener2-1/+21
2022-11-16middle-end/107679 - fix SSA rewrite of clobber of parameterRichard Biener2-2/+15