index
:
riscv-gnu-toolchain/gcc.git
devel/analyzer
devel/autopar_devel
devel/autopar_europar_2021
devel/bypass-asm
devel/c++-contracts
devel/c++-coroutines
devel/c++-modules
devel/c++-name-lookup
devel/coarray_native
devel/existing-fp8
devel/fortran_unsigned
devel/gccgo
devel/gfortran-caf
devel/gfortran-test
devel/gimple-linterchange
devel/gomp-5_0-branch
devel/icpp2021
devel/ira-select
devel/ix86/evex512
devel/jlaw/crc
devel/loop-unswitch-support-switches
devel/lto-offload
devel/m2link
devel/modula-2
devel/mold-lto-plugin
devel/mold-lto-plugin-v2
devel/nothrow-detection
devel/omp/gcc-10
devel/omp/gcc-11
devel/omp/gcc-12
devel/omp/gcc-13
devel/omp/gcc-14
devel/omp/gcc-15
devel/omp/gcc-9
devel/omp/ompd
devel/power-ieee128
devel/range-gen3
devel/ranger
devel/rust/master
devel/sh-lra
devel/sphinx
devel/ssa-range
devel/subreg-coalesce
devel/unified-autovect
master
releases/egcs-1.0
releases/egcs-1.1
releases/gcc-10
releases/gcc-11
releases/gcc-12
releases/gcc-13
releases/gcc-14
releases/gcc-15
releases/gcc-2.95
releases/gcc-2.95.2.1-branch
releases/gcc-3.0
releases/gcc-3.1
releases/gcc-3.2
releases/gcc-3.3
releases/gcc-3.4
releases/gcc-4.0
releases/gcc-4.1
releases/gcc-4.2
releases/gcc-4.3
releases/gcc-4.4
releases/gcc-4.5
releases/gcc-4.6
releases/gcc-4.7
releases/gcc-4.8
releases/gcc-4.9
releases/gcc-5
releases/gcc-6
releases/gcc-7
releases/gcc-8
releases/gcc-9
releases/libgcj-2.95
trunk
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
gcc
Age
Commit message (
Expand
)
Author
Files
Lines
2024-08-28
aarch64: Assume zero gather/scatter set-up cost for -mtune=generic
Richard Sandiford
1
-2
/
+2
2024-08-28
aarch64: Fix gather x32/x64 selection
Richard Sandiford
1
-2
/
+5
2024-08-28
aarch64: Add a test for zeroing <64bits>x2_t structures
Richard Sandiford
1
-0
/
+21
2024-08-28
Tweak documentation of ASM_INPUT_P
Richard Sandiford
1
-2
/
+3
2024-08-28
gimple ssa: switchconv: Use __builtin_popcount and support more types in exp ...
Filip Kastl
4
-37
/
+227
2024-08-28
testsuite: Add scan-ltrans-rtl* for use in dg-final [PR116140]
Alex Coplan
2
-45
/
+39
2024-08-28
Add debug overload for slp_instance
Richard Biener
1
-0
/
+9
2024-08-28
Fix leak of SLP nodes when building store interleaving
Richard Biener
1
-0
/
+4
2024-08-28
Split out vect_build_slp_store_interleaving
Richard Biener
1
-174
/
+182
2024-08-28
c++: add missing -Wc++??-extensions checks
Jason Merrill
7
-9
/
+47
2024-08-28
Test: Move pr116278 run test to dg/torture [NFC]
Pan Li
4
-4
/
+42
2024-08-28
Vect: Reconcile the const_int operand type of unsigned .SAT_ADD
Pan Li
17
-0
/
+158
2024-08-28
RISC-V: Add missing mode_idx for vrol and vror
Kito Cheng
2
-1
/
+14
2024-08-28
Match: Support form 1 for scalar signed integer .SAT_ADD
Pan Li
2
-5
/
+45
2024-08-28
Fix PR testsuite/116271, gcc.dg/vect/tsvc/vect-tsvc-s176.c fails
Joern Rennecke
2
-9
/
+11
2024-08-28
RISC-V: Add testcases for unsigned scalar .SAT_SUB IMM form 4
Pan Li
15
-0
/
+421
2024-08-28
RISC-V: Add testcases for unsigned scalar .SAT_SUB IMM form 3
Pan Li
15
-0
/
+432
2024-08-28
Daily bump.
GCC Administrator
5
-1
/
+1194
2024-08-27
Fix test failing on sparc
Andi Kleen
1
-1
/
+1
2024-08-27
Update gcc zh_CN.po
Joseph Myers
1
-205
/
+146
2024-08-27
c++/coroutines: fix actor cases not being added to the current switch [PR109867]
Arsen Arsenović
2
-41
/
+34
2024-08-27
m68k: Accept ASHIFT like MULT in address operand
Andreas Schwab
1
-18
/
+40
2024-08-27
c++: Don't show constructor internal name in error message [PR105483]
Simon Martin
5
-9
/
+20
2024-08-27
RISC-V: Move helper functions above expand_const_vector
Patrick O'Neill
1
-66
/
+66
2024-08-27
RISC-V: Allow non-duplicate bool patterns in expand_const_vector
Patrick O'Neill
1
-15
/
+8
2024-08-27
RISC-V: Handle 0.0 floating point pattern costing to match const_vector expander
Patrick O'Neill
3
-6
/
+15
2024-08-27
RISC-V: Emit costs for bool and stepped const vectors
Patrick O'Neill
3
-52
/
+131
2024-08-27
RISC-V: Handle case when constant vector construction target rtx is not a reg...
Patrick O'Neill
1
-32
/
+41
2024-08-27
RISC-V: Reorder insn cost match order to match corresponding expander match o...
Patrick O'Neill
1
-9
/
+9
2024-08-27
RISC-V: Fix vid const vector expander for non-npatterns size steps
Patrick O'Neill
1
-6
/
+42
2024-08-27
arm: Always use vmov.f64 instead of vmov.f32 with MVE
Christophe Lyon
2
-11
/
+5
2024-08-27
pr116174.c: Add the missing */
H.J. Lu
1
-1
/
+1
2024-08-27
Extend check-function-bodies to allow label and directives
H.J. Lu
3
-8
/
+34
2024-08-27
LRA: Fix setup_sp_offset
Michael Matz
1
-5
/
+8
2024-08-27
LRA: Don't use 0 as initialization for sp_offset
Michael Matz
1
-3
/
+4
2024-08-27
final: go down ASHIFT in walk_alter_subreg
Michael Matz
1
-0
/
+1
2024-08-27
Fix handling of types
Jan Hubicka
3
-1
/
+50
2024-08-27
c++: Add most missing C++20 and C++23 names to cxxapi-data.csv
Jonathan Wakely
3
-905
/
+1288
2024-08-27
c++: Add correct copyright dates to output of gen-cxxapi-file.py
Jonathan Wakely
1
-1
/
+1
2024-08-27
testsuite: Fix ending of comment in test cases
Torbjörn SVENSSON
21
-21
/
+21
2024-08-27
Un-XFAIL 'gcc.dg/signbit-5.c' for GCN
Thomas Schwinge
1
-1
/
+0
2024-08-27
Handle arithmetic on eliminated address indices [PR116413]
Richard Sandiford
2
-10
/
+33
2024-08-27
lra: Don't apply eliminations to allocated registers [PR116321]
Richard Sandiford
1
-9
/
+9
2024-08-27
c++, coroutines: The frame pointer is used in the helpers [PR116482].
Iain Sandoe
2
-0
/
+31
2024-08-27
tree-optimization/116460 - ICE with DCE in forwprop
Richard Biener
2
-10
/
+637
2024-08-27
Fix another inline7.c test failure on sparc targets
Bernd Edlinger
1
-1
/
+1
2024-08-27
RISC-V: Support IMM for operand 1 of ussub pattern
Pan Li
17
-2
/
+423
2024-08-27
c++/modules: Fix include translation for already-seen headers [PR99243]
Nathaniel Shead
5
-6
/
+31
2024-08-27
c++/modules: Clean up include translation [PR110980]
Nathaniel Shead
5
-9
/
+29
2024-08-27
combine.cc (make_more_copies): Copy attributes from the original pseudo, PR11...
Hans-Peter Nilsson
1
-0
/
+6
[prev]
[next]