index
:
riscv-gnu-toolchain/gcc.git
devel/analyzer
devel/autopar_devel
devel/autopar_europar_2021
devel/bypass-asm
devel/c++-contracts
devel/c++-coroutines
devel/c++-modules
devel/c++-name-lookup
devel/coarray_native
devel/existing-fp8
devel/fortran_unsigned
devel/gccgo
devel/gfortran-caf
devel/gfortran-test
devel/gimple-linterchange
devel/gomp-5_0-branch
devel/icpp2021
devel/ira-select
devel/ix86/evex512
devel/jlaw/crc
devel/loop-unswitch-support-switches
devel/lto-offload
devel/m2link
devel/modula-2
devel/mold-lto-plugin
devel/mold-lto-plugin-v2
devel/nothrow-detection
devel/omp/gcc-10
devel/omp/gcc-11
devel/omp/gcc-12
devel/omp/gcc-13
devel/omp/gcc-14
devel/omp/gcc-15
devel/omp/gcc-9
devel/omp/ompd
devel/power-ieee128
devel/range-gen3
devel/ranger
devel/rust/master
devel/sh-lra
devel/sphinx
devel/ssa-range
devel/subreg-coalesce
devel/unified-autovect
master
releases/egcs-1.0
releases/egcs-1.1
releases/gcc-10
releases/gcc-11
releases/gcc-12
releases/gcc-13
releases/gcc-14
releases/gcc-15
releases/gcc-2.95
releases/gcc-2.95.2.1-branch
releases/gcc-3.0
releases/gcc-3.1
releases/gcc-3.2
releases/gcc-3.3
releases/gcc-3.4
releases/gcc-4.0
releases/gcc-4.1
releases/gcc-4.2
releases/gcc-4.3
releases/gcc-4.4
releases/gcc-4.5
releases/gcc-4.6
releases/gcc-4.7
releases/gcc-4.8
releases/gcc-4.9
releases/gcc-5
releases/gcc-6
releases/gcc-7
releases/gcc-8
releases/gcc-9
releases/libgcj-2.95
trunk
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
gcc
/
testsuite
/
gcc.target
/
riscv
Age
Commit message (
Expand
)
Author
Files
Lines
2023-06-26
GIMPLE_FOLD: Fix gimple fold for LEN_{MASK}_{LOAD,STORE}
Ju-Zhe Zhong
1
-0
/
+43
2023-06-26
RISC-V: Fix one test failure of dg config.
Juzhe-Zhong
1
-1
/
+1
2023-06-25
RISC-V: Optimize VSETVL codegen of SELECT_VL with LEN_MASK_{LOAD, STORE}
Juzhe-Zhong
2
-1
/
+29
2023-06-25
RISC-V: fix expand function of vlmul_ext RVV intrinsic
Li Xu
1
-0
/
+8
2023-06-25
RISC-V: Enable len_mask{load, store} and remove len_{load, store}
Juzhe-Zhong
6
-0
/
+241
2023-06-25
Revert "RISC-V:Add float16 tuple type abi"
Pan Li
8
-612
/
+4
2023-06-25
Revert "RISC-V:Add float16 tuple type support"
Pan Li
5
-222
/
+0
2023-06-25
RISC-V:Add float16 tuple type abi
yulong
8
-4
/
+612
2023-06-24
RISC-V: Support RVV floating-point auto-vectorization
Juzhe-Zhong
36
-20
/
+1162
2023-06-20
RISC-V: testsuite: Add missing -mabi=lp64d.
Robin Dapp
9
-9
/
+9
2023-06-20
RISC-V: Set the natural size of constant vector mask modes to one RVV data ve...
Li Xu
1
-0
/
+11
2023-06-20
RISC-V: Optimize codegen of VLA SLP
Juzhe-Zhong
3
-0
/
+92
2023-06-20
RISC-V: testsuite: Add -Wno-psabi to vec_set/vec_extract testcases.
Robin Dapp
10
-10
/
+10
2023-06-20
RISC-V: testsuite: Fix vmul test expectation and fix -ffast-math.
Robin Dapp
5
-3
/
+5
2023-06-20
RISC-V: Fix fails of testcases
Juzhe-Zhong
4
-4
/
+4
2023-06-20
RISC-V: Add tuple vector mode psABI checking and simplify code
Lehua Ding
40
-38
/
+87
2023-06-19
RISC-V: Save and restore FCSR in interrupt functions to avoid program errors.
Jin Ma
3
-0
/
+44
2023-06-19
RISC-V: Bugfix for RVV widenning reduction in ZVE32/64
Pan Li
8
-0
/
+90
2023-06-19
RISC-V: Bugfix for RVV float reduction in ZVE32/64
Pan Li
4
-0
/
+86
2023-06-19
RISC-V: Add autovec FP unary operations.
Robin Dapp
16
-34
/
+249
2023-06-19
RISC-V: Add autovec FP binary operations.
Robin Dapp
31
-35
/
+396
2023-06-19
RISC-V: Add sign-extending variants for vmv.x.s.
Robin Dapp
4
-0
/
+8
2023-06-19
RISC-V: Implement vec_set and vec_extract.
Robin Dapp
12
-0
/
+1191
2023-06-19
RISC-V: Add (u)int8_t to binop tests.
Robin Dapp
44
-70
/
+171
2023-06-18
RISC-V:Add float16 tuple type support
yulong
5
-0
/
+222
2023-06-17
RISC-V: Bugfix for RVV integer reduction in ZVE32/64.
Pan Li
5
-0
/
+163
2023-06-15
RISC-V: Use merge approach to optimize vector permutation
Juzhe-Zhong
14
-0
/
+1364
2023-06-15
RISC-V: Ensure vector args and return use function stack to pass [PR110119]
Lehua Ding
2
-0
/
+52
2023-06-13
RISC-V: Add more SLP tests
Juzhe-Zhong
10
-0
/
+393
2023-06-13
RISC-V: Fix bug of VLA SLP auto-vectorization
Juzhe-Zhong
2
-0
/
+67
2023-06-13
RISC-V: Add vector psabi checking.
Yanzhang Wang
21
-15
/
+109
2023-06-13
RISC-V: Fix one typo in full-vec-movel test
Pan Li
1
-1
/
+1
2023-06-13
RISC-V: Fix V_WHOLE && V_FRACT iterator requirement
Juzhe-Zhong
1
-0
/
+23
2023-06-13
RISC-V: Enhance RVV VLA SLP auto-vectorization with decompress operation
Juzhe-Zhong
4
-0
/
+121
2023-06-12
RISC-V: Fix one potential test failure for RVV vsetvl
Pan Li
1
-1
/
+1
2023-06-12
RISC-V: Support RVV FP16 MISC vget/vset intrinsic API
Pan Li
2
-10
/
+37
2023-06-12
RISC-V: Add RVV narrow shift right lowering auto-vectorization
Juzhe-Zhong
6
-0
/
+236
2023-06-12
RISC-V: Add ZVFHMIN block autovec testcase
Juzhe-Zhong
1
-0
/
+35
2023-06-12
RISC-V: Add test cases for RVV FP16 undefined and vlmul trunc
Pan Li
2
-16
/
+78
2023-06-12
RISC-V: Support RVV FP16 MISC vlmul ext intrinsic API
Pan Li
2
-8
/
+64
2023-06-11
RISC-V: Rework Phase 5 && Phase 6 of VSETVL PASS
Juzhe-Zhong
6
-3
/
+82
2023-06-10
RISC-V: Add test cases for RVV FP16 vreinterpret
Pan Li
2
-2
/
+50
2023-06-10
RISC-V: Enable select_vl for RVV auto-vectorization
Juzhe-Zhong
3
-2
/
+28
2023-06-09
RISC-V: Refactor requirement of ZVFH and ZVFHMIN.
Pan Li
1
-2
/
+13
2023-06-08
RISC-V: Add more test cases for RVV FP16
Pan Li
2
-2
/
+57
2023-06-07
RISC-V: Eliminate extension after for *w instructions
Jeff Law
4
-3
/
+105
2023-06-07
RISC-V: Support RVV VLA SLP auto-vectorization
Juzhe-Zhong
23
-14
/
+616
2023-06-06
RISC-V: Add RVV vwmacc/vwmaccu/vwmaccsu combine lowering optmization
Juzhe-Zhong
6
-0
/
+185
2023-06-05
RISC-V] add TC for save-restore cfi directives.
Fei Gao
1
-0
/
+17
2023-06-06
RISC-V: Support RVV FP16 ZVFH Reduction floating-point intrinsic API
Pan Li
1
-2
/
+56
[next]