aboutsummaryrefslogtreecommitdiff
path: root/gcc/lra-lives.c
AgeCommit message (Expand)AuthorFilesLines
2019-10-02[LRA] Don't make eliminable registers live (PR91957)Richard Sandiford1-1/+5
2019-10-01Remove clobber_highRichard Sandiford1-19/+9
2019-09-30Remove global call sets: LRARichard Sandiford1-86/+24
2019-09-30Pass an ABI identifier to hard_regno_call_part_clobberedRichard Sandiford1-2/+2
2019-09-30Add a function for getting the ABI of a call insn targetRichard Sandiford1-3/+6
2019-09-10Add call_used_or_fixed_reg_pRichard Sandiford1-1/+1
2019-09-10Replace call_used_reg_set with call_used_or_fixed_regsRichard Sandiford1-2/+2
2019-09-09Remove hard_reg_set_equal_pRichard Sandiford1-2/+2
2019-09-09Remove AND_COMPL_HARD_REG_SETRichard Sandiford1-1/+1
2019-09-09Remove IOR_HARD_REG_SETRichard Sandiford1-5/+4
2019-09-09Remove COPY_HARD_REG_SETRichard Sandiford1-2/+2
2019-07-31Make lra use per-alternative earlyclobber infoRichard Sandiford1-4/+4
2019-07-09PR c++/61339 - add mismatch between struct and class [-Wmismatched-tags] to n...Martin Sebor1-2/+2
2019-07-09PR c++/61339 - add mismatch between struct and class [-Wmismatched-tags] to n...Martin Sebor1-1/+2
2019-01-11aarch64.c (aarch64_simd_call_p): New function.Steve Ellcey1-13/+51
2019-01-09PR other/16615 [1/5]Sandra Loosemore1-1/+1
2019-01-01Update copyright years.Jakub Jelinek1-1/+1
2018-11-13re PR middle-end/87899 (r264897 cause mis-compiled native arm-linux-gnueabihf...Peter Bergner1-152/+175
2018-10-05re PR rtl-optimization/86939 (IRA incorrectly creates an interference between...Peter Bergner1-18/+46
2018-10-04re PR rtl-optimization/87466 (IRA and LRA spill all pseudos that are live acr...Peter Bergner1-2/+3
2018-09-30re PR rtl-optimization/86939 (IRA incorrectly creates an interference between...Peter Bergner1-36/+38
2018-08-14re PR target/86547 (s390x: Maximum number of LRA assignment passes is achieve...Ilya Leoshkevich1-1/+2
2018-08-06lra support for clobber_highAlan Hayward1-10/+21
2018-06-27lra-eliminations.c (update_reg_eliminate): Mark all spanning hard registers f...Dimitar Dimitrov1-1/+2
2018-03-01Fix liveness analysis in lra for spilled-into hard regsTom de Vries1-2/+26
2018-02-22re PR target/81572 (gcc-7 regression: unnecessary vector regmove on compare)Vladimir Makarov1-1/+3
2018-01-03Update copyright years.Jakub Jelinek1-1/+1
2017-12-07re PR target/83252 (Wrong code with "-march=skylake-avx512 -O3")Vladimir Makarov1-1/+12
2017-10-16re PR sanitizer/82353 (runtime ubsan crash)Vladimir Makarov1-3/+10
2017-10-12revert: re PR sanitizer/82353 (runtime ubsan crash)Vladimir Makarov1-6/+3
2017-10-11re PR sanitizer/82353 (runtime ubsan crash)Vladimir Makarov1-3/+6
2017-09-12Convert hard_regno_nregs to a functionRichard Sandiford1-1/+1
2017-09-12Make more use of end_hard_regnoRichard Sandiford1-6/+2
2017-09-04Turn HARD_REGNO_CALL_PART_CLOBBERED into a target hookRichard Sandiford1-1/+3
2017-08-30Add a partial_subreg_p predicateRichard Sandiford1-5/+5
2017-05-14make inverted_post_order_compute() operate on a vecTrevor Saunders1-5/+4
2017-02-14re PR target/79282 ([7 Regresion] FAIL: gcc.target/arm/neon-for-64bits-1.c sc...Vladimir Makarov1-7/+22
2017-01-26re PR target/79131 (ICE: in extract_constrain_insn, at recog.c:2213, big-endi...Vladimir Makarov1-11/+28
2017-01-01Update copyright years.Jakub Jelinek1-1/+1
2016-12-06lra-lives.c (process_bb_lives): Update biggest mode for implicitly used hard ...Vladimir Makarov1-4/+17
2016-10-13Move MEMMODEL_* from coretypes.h to memmodel.hThomas Preud'homme1-0/+1
2016-07-26use auto_sbitmap in various placesTrevor Saunders1-7/+3
2016-03-14LRA: identify biggest access mode for hard_regs and use it in split_regBernd Schmidt1-7/+8
2016-01-04Update copyright years.Jakub Jelinek1-1/+1
2015-11-11re PR rtl-optimization/68287 (conditional jump or move depends on uninitializ...Martin Liska1-2/+2
2015-11-09Fix memory leaks and use a pool_allocatorMartin Liska1-6/+8
2015-10-30alias.c: Remove unused headers.Andrew MacLeod1-13/+0
2015-10-29alias.c: Reorder #include statements and remove duplicates.Andrew MacLeod1-7/+5
2015-10-27[PATCH 7/9] ENABLE_CHECKING refactoring: middle-end, LTO FEMikhail Maltsev1-4/+0
2015-09-16Share memory blocks between pool allocatorsMikhail Maltsev1-2/+1
generated by cgit v1.1 at 2024-09-27 14:53:26 +0000