aboutsummaryrefslogtreecommitdiff
path: root/gcc/expmed.c
AgeCommit message (Expand)AuthorFilesLines
2022-01-17Rename .c files to .cc files.Martin Liska1-6349/+0
2022-01-03Update copyright years.Jakub Jelinek1-1/+1
2021-11-04gcc/expmed.c: Ensure vector modes are tieable before extractionJonathan Wright1-1/+2
2021-10-15middle-end/102682 - avoid invalid subreg on the LHSRichard Biener1-1/+2
2021-09-13Use gen_lowpart_if_possible instead of gen_lowpart to avoid ICE.liuhongt1-2/+4
2021-09-01Revert "Make sure we're playing with integral modes before call extract_integ...liuhongt1-78/+25
2021-08-30Make sure we're playing with integral modes before call extract_integral_bit_...liuhongt1-25/+78
2021-07-23expmed: Fix store_integral_bit_field [PR101562]Jakub Jelinek1-1/+4
2021-03-04expand: Fix ICE in store_bit_field_using_insv [PR93235]Jakub Jelinek1-3/+10
2021-01-04Update copyright years.Jakub Jelinek1-1/+1
2020-12-03Fix PR middle-end/98099Eric Botcazou1-1/+2
2020-12-02expansion: Fix up infinite recursion due to double-word modulo optimizationJakub Jelinek1-31/+41
2020-08-09middle-end: Correct calculation of mul_widen_cost and mul_highpart_cost.Roger Sayle1-0/+3
2020-07-22expmed: Fix possible use of NULL_RTX return value from emit_store_flagJozef Lawrynowicz1-14/+21
2020-03-13Fix unaligned load with small memcpy on the ARMEric Botcazou1-30/+25
2020-01-01Update copyright years.Jakub Jelinek1-1/+1
2019-11-20re PR middle-end/90840 (ICE in simplify_subreg, at simplify-rtx.c:6441)Jakub Jelinek1-0/+21
2019-11-14Add a targetm.vectorize.related_mode hookRichard Sandiford1-5/+3
2019-11-05Fix conversions for built-in operator overloading candidates.Jason Merrill1-0/+2
2019-09-09expmed.c (extract_bit_field): Update function comment regarding alt_rtl.Bernd Edlinger1-1/+4
2019-07-09PR c++/61339 - add mismatch between struct and class [-Wmismatched-tags] to n...Martin Sebor1-7/+7
2019-03-14re PR rtl-optimization/89679 (wrong code with -Og -frerun-cse-after-loop -fno...Jakub Jelinek1-7/+14
2019-01-09PR other/16615 [1/5]Sandra Loosemore1-1/+1
2019-01-01Update copyright years.Jakub Jelinek1-1/+1
2018-09-27[pr82089] Don't sign-extend SFV 1 in BImodeAndrew Stubbs1-4/+7
2018-08-31re PR middle-end/87138 (wrong code with TI multiplication with -O -march=k8 -...Jakub Jelinek1-7/+9
2018-08-30Enable underflow check in canonicalize_comparison. (PR86995)Vlad Lazar1-1/+7
2018-08-23Fix recent bug in canonicalize_comparison (PR87026)Segher Boessenkool1-0/+4
2018-08-21Fix DSE big-endian subreg crash on AArch64.Tamar Christina1-0/+4
2018-08-16expmed.h (canonicalize_comparison): New declaration.Vlad Lazar1-0/+93
2018-07-24re PR middle-end/86627 (Signed 128-bit division by 2 no longer expanded to RTL)Jakub Jelinek1-3/+6
2018-07-16re PR middle-end/86511 (Traps are generated for non-trapping compares)Uros Bizjak1-0/+5
2018-07-04re PR middle-end/86380 (incorrect comparison in function choose_multiplier)Eric Botcazou1-1/+1
2018-01-15re PR target/83850 (Spills on vector extract, gcc.target/i386/pr80846-1.c FAILs)Richard Biener1-1/+1
2018-01-11[PR82096] Fix ICE in int_mode_for_mode with arm-linux-gnueabiSudakshina Das1-0/+11
2018-01-10Mostly revert r254296Richard Sandiford1-16/+1
2018-01-06re PR middle-end/83699 (Many 64-bit SPARC gcc.dg/vect tests FAIL)Richard Sandiford1-10/+4
2018-01-03Use extract_bit_field_as_subreg for vectorsRichard Sandiford1-21/+37
2018-01-03poly_int: GET_MODE_SIZERichard Sandiford1-6/+8
2018-01-03poly_int: GET_MODE_BITSIZERichard Sandiford1-7/+8
2018-01-03Directly operate on CONST_VECTOR encodingRichard Sandiford1-4/+5
2018-01-03Update copyright years.Jakub Jelinek1-1/+1
2018-01-03poly_int: REGMODE_NATURAL_SIZERichard Sandiford1-1/+1
2018-01-01re PR middle-end/83623 (ICE: in convert_move, at expr.c:248 with -march=knl a...Jakub Jelinek1-3/+2
2017-12-20poly_int: SUBREG_BYTERichard Sandiford1-1/+1
2017-12-20poly_int: C++ bitfield regionsRichard Sandiford1-30/+21
2017-12-20poly_int: extract_bit_field bitrangeRichard Sandiford1-45/+101
2017-12-20poly_int: store_bit_field bitrangeRichard Sandiford1-49/+90
2017-12-20poly_int: tree constantsRichard Sandiford1-0/+3
2017-12-20poly_int: rtx constantsRichard Sandiford1-1/+1