aboutsummaryrefslogtreecommitdiff
path: root/gcc/doc
AgeCommit message (Expand)AuthorFilesLines
2018-02-13common.opt (gas-loc-support, [...]): New.Alexandre Oliva3-21/+117
2018-02-13rl78.c (add_vector_labels): New function.Sebastian Perta1-1/+1
2018-02-12re PR middle-end/83665 (Big code size regression and some code quality improv...Jan Hubicka1-1/+2
2018-02-09[IEPM] Introduce inline entry point markersAlexandre Oliva2-5/+37
2018-02-09[LVU] Introduce location viewsAlexandre Oliva1-0/+29
2018-02-07install.texi (Configuration): Document the --with-long-double-format={ibm,iee...Michael Meissner1-0/+29
2018-02-06invoke.texi: Add section for the PowerPC SPE backend.Andrew Jenner1-32/+839
2018-02-06Fix checking -mibt and -mshstk options for control flow protectionIgor Tsimbalist1-2/+2
2018-02-05Cherry-pick libsanitizer pointer-pair tristate option.Martin Liska1-4/+6
2018-02-05Fix GCOV documentation (PR gcov-profile/84137).Martin Liska1-1/+1
2018-02-05Document --dynamic-list-data option for --coverage usage.Martin Liska1-0/+2
2018-02-02Add -march=icelake.Julia Koval1-0/+8
2018-01-31re PR rtl-optimization/84071 (wrong elimination of zero-extension after sign-...Eric Botcazou2-4/+12
2018-01-31[ARC] Add 'aux' variable attribute.Claudiu Zissulescu1-0/+13
2018-01-31[ARC] Add 'uncached' attribute.Claudiu Zissulescu1-0/+11
2018-01-29extend.tex: Fix typo in second arg in __builtin_bcdadd_{lt|eq|gt|ov}...Carl Love1-10/+10
2018-01-27Replace -mfunction-return== with -mfunction-return=H.J. Lu1-1/+1
2018-01-26[ARC] Add support for reduced register file setClaudiu Zissulescu1-1/+11
2018-01-26[ARC] Add SJLI support.Claudiu Zissulescu1-0/+6
2018-01-26[ARC] Add JLI support.Claudiu Zissulescu2-1/+19
2018-01-25Change -march to -mcpu.David Edelsohn1-1/+1
2018-01-25* doc/invoke.texi (PowerPC Options): Document 'native' cpu type.David Edelsohn1-1/+7
2018-01-23RISC-V: Add -mpreferred-stack-boundary option.Andrew Waterman1-0/+11
2018-01-23[C++ PATCH] Deprecate ARM-era for scopesNathan Sidwell1-3/+2
2018-01-23Fix vect_float markup for a couple of tests (PR 83888)Richard Sandiford1-1/+7
2018-01-22[arm] Make gcc.target/arm/copysign_softfloat_1.c more robustKyrylo Tkachov1-0/+4
2018-01-19re PR debug/81570 (create_pseudo_cfg assumes that INCOMING_FRAME_SP_OFFSET is...Jakub Jelinek2-0/+18
2018-01-18Be clear about virtual table pointer corruptuion rather than the vtable itself.Martin Sebor1-5/+5
2018-01-18Add ability to remap file names in __FILE__, etc (PR other/70268)Boris Kolpackov2-12/+34
2018-01-15re PR middle-end/82694 (Linux kernel miscompiled since r250765)Jakub Jelinek1-0/+12
2018-01-14PR c++/81327 - cast to void* does not suppress -Wclass-memaccessMartin Sebor1-10/+13
2018-01-14x86: Disallow -mindirect-branch=/-mfunction-return= with -mcmodel=largeH.J. Lu1-0/+11
2018-01-14x86: Add 'V' register operand modifierH.J. Lu1-0/+3
2018-01-14x86: Add -mindirect-branch-registerH.J. Lu1-1/+6
2018-01-14x86: Add -mfunction-return=H.J. Lu2-1/+21
2018-01-14x86: Add -mindirect-branch=H.J. Lu2-1/+23
2018-01-13Add support for SVE scatter storesRichard Sandiford2-0/+32
2018-01-13Add support for SVE gather loadsRichard Sandiford1-0/+29
2018-01-13Add support for in-order addition reduction using SVE FADDARichard Sandiford1-0/+8
2018-01-13Rework the legitimize_address_displacement hookRichard Sandiford1-7/+10
2018-01-13Add an "early rematerialisation" passRichard Sandiford2-0/+13
2018-01-13Add support for conditional reductions using SVE CLASTBRichard Sandiford2-0/+12
2018-01-13Add support for vectorising live-out values using SVE LASTBRichard Sandiford1-0/+8
2018-01-13Add an empty_mask_is_expensive hookRichard Sandiford2-0/+8
2018-01-13Allow the number of iterations to be smaller than VFRichard Sandiford1-0/+4
2018-01-13Add support for reductions in fully-masked loopsRichard Sandiford1-0/+36
2018-01-13Add support for fully-predicated loopsRichard Sandiford1-0/+13
2018-01-13Add support for bitwise reductionsRichard Sandiford2-0/+14
2018-01-13SLP reductions with variable-length vectorsRichard Sandiford1-0/+8
2018-01-13Add support for masked load/store_lanesRichard Sandiford1-0/+36
generated by cgit v1.1 at 2024-09-05 13:55:04 +0000