aboutsummaryrefslogtreecommitdiff
path: root/gcc/config
AgeCommit message (Expand)AuthorFilesLines
2017-11-22Replace REDUC_*_EXPRs with internal functions.Richard Sandiford2-8/+11
2017-11-22vxworks.c (vxworks_override_options): Pick default dwarf version from macro v...Olivier Hainque3-3/+24
2017-11-22re PR c++/60336 (empty struct value is passed differently in C and C++)Marek Polacek2-1/+69
2017-11-22[ARM] Factor out CMSE register clearing codeThomas Preud'homme1-141/+142
2017-11-222017-11-22 Tamar Christina <tamar.christina@arm.com>Tamar Christina1-0/+66
2017-11-22arm.c (cmse_nonsecure_call_clear_caller_saved): Get rid of padding_bits_to_cl...Thomas Preud'homme1-4/+2
2017-11-22[ARM] Use bitmap to control cmse_nonsecure_call register clearingThomas Preud'homme1-16/+30
2017-11-21i386-opts.h (enum prefer_vector_width): Added new enum for the new option -mp...Sergey Shalnov4-12/+44
2017-11-21ppc-asm.h (f50, vs50): Fix values.Pat Haugen1-2/+2
2017-11-21* config/i386/i386.md: Missing file from my previous commit.Uros Bizjak1-16/+15
2017-11-21re PR target/82880 (gcc --help=target --help=optimizers hangs on mips)Jakub Jelinek1-2/+1
2017-11-21[ARC] Reimplement exception handling support.Claudiu Zissulescu4-78/+166
2017-11-21re PR c++/83059 (ICE on invalid C++ code: in tree_to_uhwi, at tree.c:6633)Jakub Jelinek1-1/+1
2017-11-20i386.c (parse_mtune_ctrl_str): Start diagnostics with lower case letter.Jakub Jelinek1-1/+1
2017-11-20i386.md (bswaphi2): New expander.Uros Bizjak1-0/+33
2017-11-20[ARM] Do no clobber r4 in Armv8-M nonsecure callThomas Preud'homme3-26/+21
2017-11-19re PR target/82713 (ICE in ix86_builtin_vectorization_cost, at config/i386/i3...Jan Hubicka1-1/+12
2017-11-19[arc] Remove semicolon after do while (0) in FUNCTION_PROFILERTom de Vries1-1/+1
2017-11-19[phoenix] Remove semicolon after do {} while (0) in TARGET_OS_CPP_BUILTINSTom de Vries1-1/+1
2017-11-19[visium] Remove semicolon after ASM_OUTPUT_CASE_ENDTom de Vries1-1/+1
2017-11-19[ft32, spu] Remove semicolon after do {} while (0) in REGISTER_TARGET_PRAGMASTom de Vries2-2/+2
2017-11-19[mcore] Remove semicolon after do {} while (0) in MCORE_EXPORT_NAMETom de Vries2-2/+2
2017-11-17aarch64-simd.md (fnma<mode>4): Move neg operator to canonical location.Steve Ellcey1-3/+2
2017-11-17re PR target/81356 (__builtin_strcpy is not good for copying an empty string ...Steve Ellcey1-20/+0
2017-11-17Use rcrt1.o%s/grcrt1.o%s to relocate static PIEH.J. Lu1-2/+3
2017-11-17i386.c (ix86_multiplication_cost, [...]): Break out from ...Jan Hubicka1-129/+293
2017-11-17[AArch64] Adjust tuning parameters for FalkorLuis Machado1-2/+2
2017-11-17re PR target/82641 (Unable to enable crc32 for a certain function with target...Tamar Christina2-5/+33
2017-11-17Add Intel CET support for EH in libgcc.Igor Tsimbalist2-4/+32
2017-11-17Enable building libgcc with CET options.Igor Tsimbalist1-0/+93
2017-11-17[ARC] Update GLIBC_DYNAMIC_LINKERVineet Gupta1-1/+1
2017-11-17[ARM] Fix ICE in Armv8-M Security Extensions codeThomas Preud'homme1-1/+2
2017-11-17Enable option -mprefer-avx256 as default for Intel Skylake configurationSergey Shalnov2-1/+11
2017-11-17[NDS32] Reserve more register numbers for new registers in the future.Chung-Ju Wu1-53/+104
2017-11-17Add nds32 vector modes.Chung-Ju Wu2-2/+19
2017-11-16Had a small thinko in the implementation of mmintrin.h _mm_add_pi32 that only...Steven Munroe1-2/+2
2017-11-16power9.md (power9fpdiv): New automaton and cpu_unit defined for it.Pat Haugen1-22/+43
2017-11-16rs6000.c (rs6000_expand_builtin): Do not do the switch statement mapping KF b...Michael Meissner1-1/+5
2017-11-16Provide more constraints for future use.Chung-Ju Wu2-3/+64
2017-11-16Remove the useless constant UNSPEC_VOLATILE_FUNC_RETURN.Chung-Ju Wu1-1/+0
2017-11-16Add new options: -mext-perf, -mext-perf2, -mext-string.Chung-Ju Wu6-20/+58
2017-11-16Fix GFNI check which didn't work properly in gfni+sse caseJulia Koval2-2/+4
2017-11-16Enable VBMI2 support [1/7]Julia Koval6-2/+16
2017-11-16GFNI enabling [4/4]Julia Koval5-0/+100
2017-11-15i386.c (x86_print_call_or_nop): Emit 5 byte nop explicitly as a stream of bytes.Uros Bizjak1-1/+2
2017-11-15altivec.h (vec_xst_be): New #define.Bill Schmidt6-233/+328
2017-11-15i386: Add X86_TUNE_EMIT_VZEROUPPERH.J. Lu3-2/+9
2017-11-15rs6000.c (rs6000_gimple_fold_builtin): Add support for folding of vector comp...Will Schmidt2-21/+114
2017-11-15arm-cpus.in (armv8_3, [...]): NewTamar Christina2-6/+27
2017-11-15arm.h (TARGET_DOTPROD): Add arm_arch8_2.Tamar Christina1-2/+3
generated by cgit v1.1 at 2025-03-01 03:24:32 +0000