aboutsummaryrefslogtreecommitdiff
path: root/gcc/config
AgeCommit message (Collapse)AuthorFilesLines
2013-10-17fix typo commentChristian Bruel1-1/+1
From-SVN: r203756
2013-10-16re PR target/57756 (Function target attribute is retaining state of ↵Michael Meissner3-9/+16
previously seen function) 2013-10-16 Michael Meissner <meissner@linux.vnet.ibm.com> PR target/57756 * config/rs6000/rs6000.opt (rs6000_isa_flags_explicit): Move the explicit isa flag to be an options variable, instead of using global_options_set. Remove define from rs6000.h. * config/rs6000/rs6000.h (rs6000_isa_flags_explicit): Likewise. * config/rs6000/rs6000.c (rs6000_option_override_internal): Initialize rs6000_isa_flags_explicit. (rs6000_function_specific_save): Add gcc_options* parameter, so that the powerpc builds after the 2013-10-15 changes. (rs6000_function_specific_restore): Likewise. From-SVN: r203734
2013-10-16rl78.c (rl78_alloc_address_registers_macax): Verify op is a REG before ↵DJ Delorie1-2/+4
checking REGNO. * config/rl78/rl78.c (rl78_alloc_address_registers_macax): Verify op is a REG before checking REGNO. (rl78_alloc_physical_registers): Verify pattern is a SET before checking SET_SRC. From-SVN: r203733
2013-10-16vector.md (vec_unpacks_hi_v4sf): Correct for endianness.Bill Schmidt1-6/+6
2013-10-16 Bill Schmidt <wschmidt@linux.vnet.ibm.com> * gcc/config/rs6000/vector.md (vec_unpacks_hi_v4sf): Correct for endianness. (vec_unpacks_lo_v4sf): Likewise. (vec_unpacks_float_hi_v4si): Likewise. (vec_unpacks_float_lo_v4si): Likewise. (vec_unpacku_float_hi_v4si): Likewise. (vec_unpacku_float_lo_v4si): Likewise. From-SVN: r203714
2013-10-16vsx.md (vsx_concat_<mode>): Adjust output for LE.Bill Schmidt1-2/+12
2013-10-16 Bill Schmidt <wschmidt@linux.vnet.ibm.com> * config/rs6000/vsx.md (vsx_concat_<mode>): Adjust output for LE. (vsx_concat_v2sf): Likewise. From-SVN: r203713
2013-10-16[AArch64] Fix output template for Scalar Neon->Neon register move.James Greenhalgh1-1/+1
gcc/ * config/aarch64/aarch64.md (*mov<mode>_aarch64): Fix output template for DUP (element) Scalar. From-SVN: r203711
2013-10-16[AArch64] Classify FRAME_POINTER_REGNUM and ARG_POINTER_REGNUM as POINTER_REGS.Marcus Shawcroft1-1/+1
From-SVN: r203707
2013-10-16arm.opt (mlra): New option.Yvan Roux2-0/+14
2013-10-16 Yvan Roux <yvan.roux@linaro.org> * config/arm/arm.opt (mlra): New option. * config/arm/arm.c (arm_lra_p): New function. (TARGET_LRA_P): Define. From-SVN: r203698
2013-10-16tree-core.h (tree_code_name): Remove.Paulo Matos4-5/+5
gcc/ * tree-core.h (tree_code_name): Remove. * tree.h (get_tree_code_name): New prototype. * tree.c (tree_code_name): Make static. (get_tree_code_name): New function. (dump_tree_statistics, tree_check_failed, tree_not_check_failed, tree_class_check_failed, tree_range_check_failed, tree_not_class_check_failed, omp_clause_check_failed, tree_contains_struct_check_failed, tree_operand_check_failed): Use new wrapper get_tree_code_name instead of calling tree_code_name directly. * tree-vrp.c (dump_asserts_for): Likewise. * tree-dump.c (dequeue_and_dump): Likewise. * tree-pretty-print.c (do_niy, dump_generic_node): Likewise. * tree-pretty-print.h (pp_unsupported_tree): Likewise. * lto-streamer-out.c (lto_write_tree, DFS_write_tree): Likewise. * tree-ssa-dom.c (print_expr_hash_elt): Likewise. * gimple-pretty-print.c (dump_unary_rhs, dump_binary_rhs, dump_ternary_rhs, dump_gimple_assign, dump_gimple_cond, dump_gimple_omp_for): Likewise. * tree-vect-data-refs.c (vect_create_data_ref_ptr): Likewise. * tree-ssa-pre.c (print_pre_expr): Likewise. * ipa-prop.c (ipa_print_node_jump_functions_for_edge): Likewise. * print-tree.c (print_node_brief, print_node): Likewise. * gimple.c (gimple_check_failed): Likewise. * lto-streamer.c (lto_tag_name, print_lto_report): Likewise. * config/frv/frv.c (frv_init_cumulative_args): Likewise. * config/mep/mep.c (mep_validate_vliw): Likewise. * config/iq2000/iq2000.c (init_cumulative_args): Likewise. * config/rs6000/rs6000.c (init_cumulative_args): Likewise. gcc/cp/ * error.c (code_to_string): Use new wrapper get_tree_code_name. * cxx-pretty-print.c (pp_cxx_assignment_operator): Likewise. * pt.c (tsubst): Likewise. * semantics.c (cxx_eval_constant_expression, potential_constant_expression_1): Likewise. * mangle.c (MANGLE_TRACE_TREE, dump_substitution_candidates, add_substitution, find_substitution): Likewise. From-SVN: r203695
2013-10-16Enable FMA4 for AMD bdver3 architectureGanesh Gopalasubramanian1-1/+1
From-SVN: r203694
2013-10-16* config/cris/t-elfmulti (MULTILIB_OPTIONS, MULTILIB_DIRNAMES)Hans-Peter Nilsson1-2/+3
(MULTILIB_MATCHES): Add multilib for -march=v8. From-SVN: r203639
2013-10-15re PR target/57756 (Function target attribute is retaining state of ↵Sriraman Tallam6-380/+485
previously seen function) PR target/57756 The root-cause of this PR is that global_options is not restored to default before calling ix86_valid_target_attribute_tree and hence target attributes are incorrectly processed sometimes. This patch refactors code in i386.c in functions in the call-chain of ix86_valid_target_attribute_tree to use any gcc_options struct passed as a parameter. It replaces existing code which always uses the global_options struct. 2013-10-15 Sriraman Tallam <tmsriram@google.com> PR target/57756 * optc-save-gen.awk: Add extra parameter to the save and restore target calls. * opth-gen.awk: Generate new TARGET_* macros to accept a parameter. * tree.c (build_optimization_node): New parameter. Add extra parameter to call to cl_optimization_save. (build_target_option_node): New parameter. Add extra parameter to call to cl_target_option_save. * tree.h (build_optimization_node): New parameter. (build_target_option_node): New parameter. * c-family/c-common.c (handle_optimize_attribute): Fix calls to build_optimization_node and build_target_option_node. * c-family/c-pragma.c (handle_pragma_optimize): Ditto. (handle_pragma_push_options): Ditto. * toplev.c (process_options): Ditto. * opts.c (init_options_struct): Check for opts_set non-null. * target.def (target_option.save): New parameter. (target_option.restore): New parameter. * tm.texi: Generate. * config/i386/i386-c.c (ix86_target_macros_internal): Ditto. (ix86_pragma_target_parse): Ditto. * config/i386/i386-protos.h (ix86_valid_target_attribute_tree): New parameters. * config/rs6000/rs6000.c (rs6000_option_override_internal): Fix calls to build_optimization_node and build_target_option_node. (rs6000_valid_attribute_p): Ditto. (rs6000_pragma_target_parse): Ditto. * config/i386/i386.opt (x_ix86_target_flags_explicit): New TargetSave data. * config/i386/i386.h: TARGET_64BIT_P: New Macro TARGET_MMX_P: New Macro. TARGET_3DNOW_P: New Macro. TARGET_3DNOW_A_P: New Macro. TARGET_SSE_P: New Macro. TARGET_SSE2_P: New Macro. TARGET_SSE3_P: New Macro. TARGET_SSSE3_P: New Macro. TARGET_SSE4_1_P: New Macro. TARGET_SSE4_2_P: New Macro. TARGET_AVX_P: New Macro. TARGET_AVX2_P: New Macro. TARGET_AVX512F_P: New Macro. TARGET_AVX512PF_P: New Macro. TARGET_AVX512ER_P: New Macro. TARGET_AVX512CD_P: New Macro. TARGET_FMA_P: New Macro. TARGET_SSE4A_P: New Macro. TARGET_FMA4_P: New Macro. TARGET_XOP_P: New Macro. TARGET_LWP_P: New Macro. TARGET_ABM_P: New Macro. TARGET_BMI_P: New Macro. TARGET_BMI2_P: New Macro. TARGET_LZCNT_P: New Macro. TARGET_TBM_P: New Macro. TARGET_POPCNT_P: New Macro. TARGET_SAHF_P: New Macro. TARGET_MOVBE_P: New Macro. TARGET_CRC32_P: New Macro. TARGET_AES_P: New Macro. TARGET_PCLMUL_P: New Macro. TARGET_CMPXCHG16B_P: New Macro. TARGET_FSGSBASE_P: New Macro. TARGET_RDRND_P: New Macro. TARGET_F16C_P: New Macro. TARGET_RTM_P: New Macro. TARGET_HLE_P: New Macro. TARGET_RDSEED_P: New Macro. TARGET_PRFCHW_P: New Macro. TARGET_ADX_P: New Macro. TARGET_FXSR_P: New Macro. TARGET_XSAVE_P: New Macro. TARGET_XSAVEOPT_P: New Macro. TARGET_LP64_P: New Macro. TARGET_X32_P: New Macro. TARGET_FPMATH_DEFAULT_P: New Macro. TARGET_FLOAT_RETURNS_IN_80387_P: New Macro. * config/i386/i386.c (ix86_option_override_internal): New parameters. opts and opts_set. Change ix86_tune_string to access opts->x_ix86_tune_string. Change ix86_isa_flags to access opts->x_ix86_isa_flags. Change ix86_arch_string to access opts->x_ix86_arch_string. Change ix86_stringop_alg to access opts->x_ix86_stringop_alg. Change ix86_pmode to access opts->x_ix86_pmode. Change ix86_abi to access opts->x_ix86_abi. Change ix86_cmodel to access opts->x_ix86_cmodel. Change ix86_asm_dialect to access opts->x_ix86_asm_dialect. Change ix86_isa_flags_explicit to access opts->x_ix86_isa_flags_explicit. Change ix86_dump_tunes to access opts->x_ix86_dump_tunes. Change ix86_regparm to access opts->x_ix86_regparm. Change ix86_branch_cost to access opts->x_ix86_branch_cost. Change ix86_preferred_stack_boundary_arg to access opts->x_ix86_preferred_stack_boundary_arg. Change ix86_force_align_arg_pointer to access opts->x_ix86_force_align_arg_pointer. Change ix86_incoming_stack_boundar_arg to access opts->x_ix86_incoming_stack_boundar_arg. Change ix86_fpmath to access opts->x_ix86_fpmath. Change ix86_veclibabi_type to access opts->x_ix86_veclibabi_type. Change ix86_recip_name to access opts->x_ix86_recip_name. Change ix86_stack_protector_guard to access opts->x_ix86_stack_protector_guard. Change ix86_tune_memcpy_strategy to access opts->x_ix86_tune_memcpy_strategy. Change ix86_tune_memset_strategy to access opts->x_ix86_tune_memset_strategy. Change global_options to access opts. Change global_options_set to access opts_set. Change TARGET_64BIT to TARGET_64BIT_P (opts->...) Change TARGET_MMX to TARGET_MMX_P (opts->...) Change TARGET_3DNOW to TARGET_3DNOW_P (opts->...) Change TARGET_3DNOW_A to TARGET_3DNOW_A_P (opts->...) Change TARGET_SSE to TARGET_SSE_P (opts->...) Change TARGET_SSE2 to TARGET_SSE2_P (opts->...) Change TARGET_SSE3 to TARGET_SSE3_P (opts->...) Change TARGET_SSSE3 to TARGET_SSSE3_P (opts->...) Change TARGET_SSE4_1 to TARGET_SSE4_1_P (opts->...) Change TARGET_SSE4_2 to TARGET_SSE4_2_P (opts->...) Change TARGET_AVX to TARGET_AVX_P (opts->...) Change TARGET_AVX2 to TARGET_AVX2_P (opts->...) Change TARGET_AVX512F to TARGET_AVX512F_P (opts->...) Change TARGET_AVX512PF to TARGET_AVX512PF_P (opts->...) Change TARGET_AVX512ER to TARGET_AVX512ER_P (opts->...) Change TARGET_AVX512CD to TARGET_AVX512CD_P (opts->...) Change TARGET_FMA to TARGET_FMA_P (opts->...) Change TARGET_SSE4A to TARGET_SSE4A_P (opts->...) Change TARGET_FMA4 to TARGET_FMA4_P (opts->...) Change TARGET_XOP to TARGET_XOP_P (opts->...) Change TARGET_LWP to TARGET_LWP_P (opts->...) Change TARGET_ABM to TARGET_ABM_P (opts->...) Change TARGET_BMI to TARGET_BMI_P (opts->...) Change TARGET_BMI2 to TARGET_BMI2_P (opts->...) Change TARGET_LZCNT to TARGET_LZCNT_P (opts->...) Change TARGET_TBM to TARGET_TBM_P (opts->...) Change TARGET_POPCNT to TARGET_POPCNT_P (opts->...) Change TARGET_SAHF to TARGET_SAHF_P (opts->...) Change TARGET_MOVBE to TARGET_MOVBE_P (opts->...) Change TARGET_CRC32 to TARGET_CRC32_P (opts->...) Change TARGET_AES to TARGET_AES_P (opts->...) Change TARGET_PCLMUL to TARGET_PCLMUL_P (opts->...) Change TARGET_CMPXCHG16B to TARGET_CMPXCHG16B_P (opts->...) Change TARGET_FSGSBASE to TARGET_FSGSBASE_P (opts->...) Change TARGET_RDRND to TARGET_RDRND_P (opts->...) Change TARGET_F16C to TARGET_F16C_P (opts->...) Change TARGET_RTM to TARGET_RTM_P (opts->...) Change TARGET_HLE to TARGET_HLE_P (opts->...) Change TARGET_RDSEED to TARGET_RDSEED_P (opts->...) Change TARGET_PRFCHW to TARGET_PRFCHW_P (opts->...) Change TARGET_ADX to TARGET_ADX_P (opts->...) Change TARGET_FXSR to TARGET_FXSR_P (opts->...) Change TARGET_XSAVE to TARGET_XSAVE_P (opts->...) Change TARGET_XSAVEOPT to TARGET_XSAVEOPT_P (opts->...) Change TARGET_LP64 to TARGET_LP64_P (opts->...) Change TARGET_X32 to TARGET_X32_P (opts->...) Change TARGET_FPMATH_DEFAULT to TARGET_FPMATH_DEFAULT_P (opts->...) Change TARGET_FLOAT_RETURNS_IN_80387 to TARGET_FLOAT_RETURNS_IN_80387_P (opts->...) (ix86_function_specific_save): New parameter. Use opts-> fields to replace global fields. (ix86_function_specific_restore): Ditto. (ix86_valid_target_attribute_inner_p): New parameters. Fix recursive call. Fix call to ix86_handle_option and set_option. (ix86_valid_target_attribute_tree): New parameters. Change global_options to access opts. Change global_options_set to access opts_set. Fix call to ix86_valid_target_attribute_inner_p. Change ix86_tune_string to access opts->x_ix86_tune_string. Change ix86_arch_string to access opts->x_ix86_arch_string. Change ix86_fpmath to access opts->x_ix86_fpmath Fix call to ix86_option_override_internal. Fix call to ix86_add_new_builtins. Fix calls to build_optimization_node and build_target_option_node. (ix86_valid_target_attribute_p): Remove access to global_options. Use new gcc_options structure func_options. Fix call to ix86_valid_target_attribute_tree. Fix call to build_optimization_node. (get_builtin_code_for_version): Fix call to ix86_valid_target_attribute_tree. PR target/57756 * gcc.target/i386/pr57756.c: New test. * gcc.target/i386/pr57756_2.c: New test. From-SVN: r203634
2013-10-15[ARM] [Neon types 10/10] Remove neon-schedgen.mlJames Greenhalgh2-545/+0
gcc/ * config/arm/neon-schedgen.ml: Remove. * config/arm/cortex-a9-neon.md: Remove comment regarding neon-schedgen.ml. From-SVN: r203621
2013-10-15[ARM] [Neon types 9/10] Remove old neon typesJames Greenhalgh1-121/+0
gcc/ * config/arm/types: Remove old neon types. From-SVN: r203620
2013-10-15[ARM] [Neon types 8/10] Cortex-A7 neon pipeline modelJames Greenhalgh1-35/+43
gcc/ * config/arm/cortex-a7.md (cortex_a7_neon_type): New. (cortex_a7_neon_mul): Update for new types. (cortex_a7_neon_mla): Likewise. (cortex_a7_neon): Likewise. From-SVN: r203619
2013-10-15[ARM] [Neon types 7/10] Cortex-A15 neon pipeline changesJames Greenhalgh1-844/+350
* config/arm/cortex-a15-neon.md: Update pipeline model. From-SVN: r203618
2013-10-15[ARM] [Neon types 6/10] Cortex-A9 neon pipeline changesJames Greenhalgh1-97/+333
gcc/ * config/arm/cortex-a8-neon.md (cortex_a9_neon_type): New. * config/arm/cortex-a8-neon.md: Update all pipeline units for new types. From-SVN: r203617
2013-10-15[ARM] [Neon types 5/10] Update Cortex-A8 pipeline modelJames Greenhalgh1-124/+346
gcc/ * config/arm/cortex-a8-neon.md (cortex_a8_neon_type): New. * config/arm/cortex-a8-neon.md: Update all pipeline units. From-SVN: r203616
2013-10-15[AArch64] [Neon types 4/10] Add type attributes to all simd insnsJames Greenhalgh2-84/+209
gcc/ * config/aarch64/iterators.md (Vetype): Add SF and DF modes. (fp): New. * config/aarch64/aarch64-simd.md (neon_type): Remove. * config/aarch64/aarch64-simd.md: Add "type" attribute to all patterns. From-SVN: r203614
2013-10-15[ARM] [Neon types 3/10] Update Current type attributes to new Neon Types.James Greenhalgh4-616/+455
gcc/ * config/arm/iterators.md (V_elem_ch): New. (q): Likewise. (VQH_type): Likewise. * config/arm/arm.md (is_neon_type): New. (conds): Use is_neon_type. (anddi3_insn): Update type attribute. (xordi3_insn): Likewise. (one_cmpldi2): Likewise. * gcc/config/arm/vfp.md (movhf_vfp_neon): Update type attribute. * gcc/config/arm/neon.md (neon_mov): Update type attributes for all patterns. From-SVN: r203613
2013-10-15[AArch64] [Neon types 2/10] Update Current type attributes to new Neon Types.James Greenhalgh2-3/+12
gcc/ * config/aarch64/aarch64.md (movtf_aarch64): Update type attribute. (load_pair): Update type attribute. (store_pair): Update type attribute. * config/aarch64/iterators.md (q): New. From-SVN: r203612
2013-10-15[ARM] [Neon Types 1/10] Add new types to describe Neon insns.James Greenhalgh1-6/+620
gcc/ * config/arm/types.md: Add new types for Neon insns. From-SVN: r203611
2013-10-15sse.md (unspec): Add UNSPEC_RCP14...Alexander Ivchenko1-4/+213
* config/i386/sse.md (unspec): Add UNSPEC_RCP14, UNSPEC_RSQRT14, UNSPEC_FIXUPIMM, UNSPEC_SCALEF, UNSPEC_GETEXP, UNSPEC_GETMANT, UNSPEC_EXP2, UNSPEC_RCP28, UNSPEC_RSQRT28. (rcp14<mode>): New. (srcp14<mode>): Ditto. (rsqrt14<mode>): Ditto. (rsqrt14<mode>): Ditto. (avx512f_vmscalef<mode>): Ditto. (avx512f_scalef<mode>): Ditto. (avx512f_getexp<mode>): Ditto. (avx512f_sgetexp<mode>): Ditto. (avx512f_fixupimm<mode>): Ditto. (avx512f_sfixupimm<mode>): Ditto. (avx512f_rndscale<mode>): Ditto. (*avx512er_exp2<mode>): Ditto. (*avx512er_rcp28<mode>): Ditto. (avx512er_rsqrt28<mode>): Ditto. (avx512f_getmant<mode>): Ditto. (avx512f_getmant<mode>): Ditto. (avx512f_rndscale<mode>): Fix formatting. Co-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com> Co-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com> Co-Authored-By: Ilya Tocar <ilya.tocar@intel.com> Co-Authored-By: Ilya Verbin <ilya.verbin@intel.com> Co-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com> Co-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com> Co-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com> Co-Authored-By: Sergey Lega <sergey.s.lega@intel.com> From-SVN: r203609
2013-10-15predicates.md (const_8_to_15_operand): New.Alexander Ivchenko2-1/+376
* config/i386/predicates.md (const_8_to_15_operand): New. (const_16_to_31_operand): Ditto. * config/i386/sse.md (V8FI): New. (V16FI): Ditto. (reduc_splus_v8df): Ditto. (reduc_splus_v16sf): Ditto. (avx512f_vextract<shuffletype>32x4_1): Ditto. (vec_extract_hi_<mode>): Ditto. (avx512f_vinsert<shuffletype>32x4_1): Ditto. (vec_set_lo_<mode>): Ditto. (vec_set_hi_<mode>): Ditto. (avx512f_shuf_<shuffletype>64x2_1): Ditto. (avx512f_shuf_<shuffletype>32x4_1): Ditto. (avx512f_pshufd_1): Ditto. (avx512f_broadcast<mode>): Ditto. (avx512f_broadcast<mode>): Ditto. (define_split): Split vec_extract_lo into move. (ssequartermode): Ditto. (ssedoublemode): Extened with wider modes. (vec_extract_lo_<mode>): Ditto. Co-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com> Co-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com> Co-Authored-By: Ilya Tocar <ilya.tocar@intel.com> Co-Authored-By: Ilya Verbin <ilya.verbin@intel.com> Co-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com> Co-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com> Co-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com> Co-Authored-By: Sergey Lega <sergey.s.lega@intel.com> From-SVN: r203606
2013-10-15predicates.md (register_or_constm1_operand): New.Alexander Ivchenko2-1/+349
* config/i386/predicates.md (register_or_constm1_operand): New. * config/i386/sse.md (unspec): Add UNSPEC_UNSIGNED_PCMP, UNSPEC_TESTM, UNSPEC_TESTNM, UNSPEC_VTERNLOG, UNSPEC_ALIGN, UNSPEC_CONFLICT, UNSPEC_MASKED_EQ, UNSPEC_MASKED_GT, UNSPEC_GATHER_PREFETCH, UNSPEC_SCATTER_PREFETCH (VI48_512): New. (avx512f_ucmp<mode>3): Ditto. (avx512f_vternlog<mode>): Ditto. (avx512f_align<mode>): Ditto. (<shift_insn><mode>3): Ditto. (avx512f_<rotate>v<mode>): Ditto. (avx512f_<rotate><mode>): Ditto. (avx512f_eq<mode>3): Ditto. (avx512f_eq<mode>3_1): Ditto. (avx512f_gt<mode>3): Ditto. (avx512f_testm<mode>3): Ditto. (avx512f_testnm<mode>3): Ditto. (avx512pf_gatherpf<mode>): Ditto. (*avx512pf_gatherpf<mode>_mask): Ditto. (*avx512pf_gatherpf<mode>): Ditto. (avx512pf_scatterpf<mode>): Ditto. (*avx512pf_scatterpf<mode>_mask): Ditto. (*avx512pf_scatterpf<mode>): Ditto. (avx512f_vec_dup_gpr<mode>): Ditto. (clz<mode>2): Ditto. (conflict<mode>): Ditto. (REDUC_SMINMAX_MODE): Extened with wider modes. (reduc_<code>_<mode>): Ditto. (vlshr<mode>3): Ditto. (vashl<mode>3): Ditto. Co-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com> Co-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com> Co-Authored-By: Ilya Tocar <ilya.tocar@intel.com> Co-Authored-By: Ilya Verbin <ilya.verbin@intel.com> Co-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com> Co-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com> Co-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com> Co-Authored-By: Sergey Lega <sergey.s.lega@intel.com> From-SVN: r203605
2013-10-15sse.md (unspec): Added UNSPEC_VPERMI2, UNSPEC_VPERMT2, UNSPEC_SCATTER.Alexander Ivchenko1-16/+316
* config/i386/sse.md (unspec): Added UNSPEC_VPERMI2, UNSPEC_VPERMT2, UNSPEC_SCATTER. (VI48F_512): New. (avx512fmaskmode): Ditto. (bcstscalarsuff): Ditto. (avx512f_blendm<mode>): Ditto. (cmp_imm_predicate): Ditto. (avx512f_cmp<mode>3): Ditto. (avx512f_vec_dup<mode>): Ditto. (avx512f_vec_dup_mem<mode>): Ditto. (avx512f_vpermi2var<mode>3): Ditto. (avx512f_vpermt2var<mode>3): Ditto. (vec_init<mode>): Ditto. (avx512f_gathersi<mode>): Ditto. (*avx512f_gathersi<mode>): Ditto. (*avx512f_gathersi<mode>_2): Ditto. (avx512f_gatherdi<mode>): Ditto. (*avx512f_gatherdi<mode>): Ditto. (*avx512f_gatherdi<mode>_2): Ditto. (avx512f_scattersi<mode>): Ditto. (*avx512f_scattersi<mode>): Ditto. (avx512f_scatterdi<mode>): Ditto. (*avx512f_scatterdi<mode>): Ditto. (sseintprefix): Extened with wider modes. (VEC_GATHER_IDXSI): Ditto. (VEC_GATHER_IDXDI): Ditto. (VEC_GATHER_SRCDI): Ditto. Co-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com> Co-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com> Co-Authored-By: Ilya Tocar <ilya.tocar@intel.com> Co-Authored-By: Ilya Verbin <ilya.verbin@intel.com> Co-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com> Co-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com> Co-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com> Co-Authored-By: Sergey Lega <sergey.s.lega@intel.com> From-SVN: r203604
2013-10-15Add A profile only multilib make file fragment.Matthew Gretton-Dann1-0/+177
2013-10-15 Matthew Gretton-Dann <matthew.gretton-dann@arm.com> Ramana Radhakrishnan <ramana.radhakrishnan@arm.com> * config/arm/t-aprofile: New file. * config.gcc: Handle --with-multilib-list option. Co-Authored-By: Ramana Radhakrishnan <ramana.radhakrishnan@arm.com> From-SVN: r203603
2013-10-14re PR target/58716 ([PATCH] MSP430X check is inverted)Travis Snoozy1-1/+1
PR target/58716 * config/msp430/msp430.c (msp430_option_override): Correct thinko scanning for msp430x targets. From-SVN: r203520
2013-10-14re PR bootstrap/58509 (ICE in calc_dfs_tree, at dominance.c:397 during Ada ↵Eric Botcazou3-40/+60
runtime build) PR bootstrap/58509 * config/sparc/sparc-protos.h (widen_mem_for_ldd_peep): Declare. (registers_ok_for_ldd_peep): Move around. * config/sparc/sparc.c (widen_mem_for_ldd_peep): New. * config/sparc/sparc.md (widening peepholes): Use it. From-SVN: r203518
2013-10-12re PR target/51244 ([SH] Inefficient conditional branch and code around T bit)Oleg Endo4-80/+1587
PR target/51244 * config/sh/sh_treg_combine.cc: New SH specific RTL pass. * config.gcc (SH extra_objs): Add sh_ifcvt.o. * config/sh/t-sh (sh_treg_combine.o): New entry. * config/sh/sh.c (sh_fixed_condition_code_regs): New function that implements the target hook TARGET_FIXED_CONDITION_CODE_REGS. (register_sh_passes): New function. Register sh_treg_combine pass. (sh_option_override): Invoke it. (sh_canonicalize_comparison): Handle op0_preserve_value. * sh.md (*cbranch_t"): Do not try to optimize missed test and branch opportunities. Canonicalize branch condition. (nott): Allow only if pseudos can be created for non-SH2A. PR target/51244 * gcc.dg/torture/p51244-21.c: New. * gcc.target/sh/pr51244-20.c: New. * gcc.target/sh/pr51244-20-sh2a.c: New. From-SVN: r203492
2013-10-12Truncate x32 DImode TLS address to a SImode registerH.J. Lu1-3/+18
gcc/ PR target/58690 * config/i386/i386.c (ix86_copy_addr_to_reg): New function. (ix86_expand_movmem): Replace copy_addr_to_reg with ix86_copy_addr_to_reg. (ix86_expand_setmem): Likewise. gcc/testsuite/ PR target/58690 * gcc.target/i386/pr58690.c: New test From-SVN: r203486
2013-10-12i386.c (ix86_expand_sse_compare_and_jump): Use mode provided by ↵Alexander Monakov1-2/+3
ix86_fp_compare_mode instead of CCFPUmode. * config/i386/i386.c (ix86_expand_sse_compare_and_jump): Use mode provided by ix86_fp_compare_mode instead of CCFPUmode. testsuite/: * gcc.target/i386/builtin-ucmp.c: New test. From-SVN: r203483
2013-10-12[AArch64] Fix early-clobber operands to vtbx[1,3]James Greenhalgh1-6/+6
gcc/ * config/aarch64/arm_neon.h (vtbx<1,3>_<psu>8): Fix register constriants. From-SVN: r203478
2013-10-11vsx.md (*vsx_le_perm_load_v2di): Generalize to handle vector float as well.Bill Schmidt1-20/+20
2013-10-11 Bill Schmidt <wschmidt@linux.vnet.ibm.com> * config/rs6000/vsx.md (*vsx_le_perm_load_v2di): Generalize to handle vector float as well. (*vsx_le_perm_load_v4si): Likewise. (*vsx_le_perm_store_v2di): Likewise. (*vsx_le_perm_store_v4si): Likewise. From-SVN: r203458
2013-10-11vector.md (vec_realign_load<mode>): Generate vperm directly to circumvent ↵Bill Schmidt4-5/+138
subtract from splat{31} workaround. 2013-10-11 Bill Schmidt <wschmidt@linux.vnet.ibm.com> * config/rs6000/vector.md (vec_realign_load<mode>): Generate vperm directly to circumvent subtract from splat{31} workaround. * config/rs6000/rs6000-protos.h (altivec_expand_vec_perm_le): New prototype. * config/rs6000/rs6000.c (altivec_expand_vec_perm_le): New. * config/rs6000/altivec.md (define_c_enum "unspec"): Add UNSPEC_VPERM_X and UNSPEC_VPERM_UNS_X. (altivec_vperm_<mode>): Convert to define_insn_and_split to separate big and little endian logic. (*altivec_vperm_<mode>_internal): New define_insn. (altivec_vperm_<mode>_uns): Convert to define_insn_and_split to separate big and little endian logic. (*altivec_vperm_<mode>_uns_internal): New define_insn. (vec_permv16qi): Add little endian logic. From-SVN: r203457
2013-10-11sse.md (VI48F_256_512): New.Alexander Ivchenko1-6/+10
* config/i386/sse.md (VI48F_256_512): New. (avx2_permvar<mode>): Change to ... (<avx2_avx512f>_permvar<mode>): This. Co-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com> Co-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com> Co-Authored-By: Ilya Tocar <ilya.tocar@intel.com> Co-Authored-By: Ilya Verbin <ilya.verbin@intel.com> Co-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com> Co-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com> Co-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com> Co-Authored-By: Sergey Lega <sergey.s.lega@intel.com> From-SVN: r203442
2013-10-11i386.c (bdesc_args): Change corresponding pattern for __builtin_ia32_cvtps2dq...Alexander Ivchenko2-16/+15
* config/i386/i386.c (bdesc_args): Change corresponding pattern for __builtin_ia32_cvtps2dq, __builtin_ia32_cvtps2dq256. * config/i386/sse.md (VI4_AVX): New. (sf2simodelower): Ditto. (sse2_cvtps2dq): Change to ... (<sse2_avx_avx512f>_fix_notrunc<sf2simodelower><mode>): This. Co-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com> Co-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com> Co-Authored-By: Ilya Tocar <ilya.tocar@intel.com> Co-Authored-By: Ilya Verbin <ilya.verbin@intel.com> Co-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com> Co-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com> Co-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com> Co-Authored-By: Sergey Lega <sergey.s.lega@intel.com> From-SVN: r203441
2013-10-11sse.md (V_512): New.Alexander Ivchenko1-1/+58
* config/i386/sse.md (V_512): New. (VI_512): Ditto. (vcond<V_512:mode><VF_512:mode>): Ditto. (vcond<V_512:mode><VI_512:mode>): Ditto. (vcondu<V_512:mode><VI_512:mode>): Ditto. Co-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com> Co-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com> Co-Authored-By: Ilya Tocar <ilya.tocar@intel.com> Co-Authored-By: Ilya Verbin <ilya.verbin@intel.com> Co-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com> Co-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com> Co-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com> Co-Authored-By: Sergey Lega <sergey.s.lega@intel.com> From-SVN: r203440
2013-10-11i386.c (ix86_rtx_costs): Enable fma for TARGET_AVX512F.Alexander Ivchenko2-23/+43
* config/i386/i386.c (ix86_rtx_costs): Enable fma for TARGET_AVX512F. * config/i386/sse.md (FMAMODEM): Changed modes and conditions. (FMAMODE): Ditto. (fma<mode>4): Removed condition. (fms<mode>4): Ditto. (fnma<mode>4): Ditto. (fnms<mode>4): Ditto. (fma4i_fmadd_<mode>): Ditto. (*fma_fmadd_<mode>): Ditto. (*fma_fmsub_<mode>): Ditto. (*fma_fnmadd_<mode>): Ditto. (*fma_fnmsub_<mode>): Ditto. (fmaddsub_<mode>): Allow for TARGET_AVX512F. (*fma_fmaddsub_<mode>): Ditto. (*fma_fmsubadd_<mode>): Ditto. (*fmai_fmadd_<mode>): Ditto. (*fmai_fmsub_<mode>): Ditto. (*fmai_fnmadd_<mode>): Ditto. (*fmai_fnmsub_<mode>): Ditto. Co-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com> Co-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com> Co-Authored-By: Ilya Tocar <ilya.tocar@intel.com> Co-Authored-By: Ilya Verbin <ilya.verbin@intel.com> Co-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com> Co-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com> Co-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com> Co-Authored-By: Sergey Lega <sergey.s.lega@intel.com> From-SVN: r203439
2013-10-11sse.md (VI248_AVX2_8_AVX512F): New.Alexander Ivchenko1-14/+21
* config/i386/sse.md (VI248_AVX2_8_AVX512F): New. (VI124_256): Changed to ... (VI124_256_48_512): This. (ssepackmode): Extended with wider modes. (<code><mode>3): Changed iterator. (*avx2_<code><mode>3): Ditto. (vec_pack_trunc_<mode>): Ditto. Co-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com> Co-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com> Co-Authored-By: Ilya Tocar <ilya.tocar@intel.com> Co-Authored-By: Ilya Verbin <ilya.verbin@intel.com> Co-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com> Co-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com> Co-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com> Co-Authored-By: Sergey Lega <sergey.s.lega@intel.com> From-SVN: r203437
2013-10-11sse.md (VI124_AVX2_48_AVX512F): New.Alexander Ivchenko1-15/+23
* config/i386/sse.md (VI124_AVX2_48_AVX512F): New. (VI8F_256_512): Ditto. (abs<mode>2): Changed iterator. (avx2_perm<mode>): Changed to ... (<avx2_avx512f>_perm<mode>): This. (avx2_perm<mode>_1): Changed to ... (<avx2_avx512f>_perm<mode>_1): This. Co-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com> Co-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com> Co-Authored-By: Ilya Tocar <ilya.tocar@intel.com> Co-Authored-By: Ilya Verbin <ilya.verbin@intel.com> Co-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com> Co-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com> Co-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com> Co-Authored-By: Sergey Lega <sergey.s.lega@intel.com> From-SVN: r203436
2013-10-11sse.md (VI48_AVX512F): New.Alexander Ivchenko1-16/+20
* config/i386/sse.md (VI48_AVX512F): New. (VI48_AVX2): Changed to ... (VI48_AVX2_48_AVX512F): This. (avx2_ashrv<mode>): Changed to ... (<avx2_avx512f>_ashrv<mode>): This. (avx2_<shift_insn>v<mode>): Changed to ... (<avx2_avx512f>_<shift_insn>v<mode>): This. Co-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com> Co-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com> Co-Authored-By: Ilya Tocar <ilya.tocar@intel.com> Co-Authored-By: Ilya Verbin <ilya.verbin@intel.com> Co-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com> Co-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com> Co-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com> Co-Authored-By: Sergey Lega <sergey.s.lega@intel.com> From-SVN: r203435
2013-10-11sse.md (VI4_AVX512F): New.Alexander Ivchenko1-13/+20
* config/i386/sse.md (VI4_AVX512F): New. (VI8_AVX2_AVX512F): Ditto. (mul<mode>3): Extended with wider modes. (*<sse4_1_avx2>_mul<mode>3): Ditto. (mul<mode>3): Ditto. (vec_widen_<s>mult_odd_<mode>): Ditto. Co-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com> Co-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com> Co-Authored-By: Ilya Tocar <ilya.tocar@intel.com> Co-Authored-By: Ilya Verbin <ilya.verbin@intel.com> Co-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com> Co-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com> Co-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com> Co-Authored-By: Sergey Lega <sergey.s.lega@intel.com> From-SVN: r203434
2013-10-11sse.md (VI2_AVX512F): New.Alexander Ivchenko1-10/+20
* config/i386/sse.md (VI2_AVX512F): New. (VI124_AVX512F): Ditto. (sseunpackmode): Extended with wider modes. (sseunpackfltmode): Ditto. (vec_unpacks_float_hi_<mode>): Ditto. (vec_unpacks_float_lo_<mode>): Ditto. (vec_unpacku_float_hi_<mode>): Ditto. (vec_unpacku_float_lo_<mode>): Ditto. (vec_unpacks_lo_<mode>): Ditto. (vec_unpacks_hi_<mode>): Ditto. (vec_unpacku_lo_<mode>): Ditto. (vec_unpacku_hi_<mode>): Ditto. Co-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com> Co-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com> Co-Authored-By: Ilya Tocar <ilya.tocar@intel.com> Co-Authored-By: Ilya Verbin <ilya.verbin@intel.com> Co-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com> Co-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com> Co-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com> Co-Authored-By: Sergey Lega <sergey.s.lega@intel.com> From-SVN: r203433
2013-10-11i386.md (multdiv): New.Alexander Ivchenko2-24/+11
* config/i386/i386.md (multdiv): New. (multdiv_mnemonic): Ditto. * config/i386/sse.md (<sse>_vmmul<mode>3): Changed to... (<sse>_vm<multdiv_mnemonic><mode>3): This. (<sse>_vmdiv<mode>3): Removed. Co-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com> Co-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com> Co-Authored-By: Ilya Tocar <ilya.tocar@intel.com> Co-Authored-By: Ilya Verbin <ilya.verbin@intel.com> Co-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com> Co-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com> Co-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com> Co-Authored-By: Sergey Lega <sergey.s.lega@intel.com> From-SVN: r203432
2013-10-11sse.md (V): Extended with wider modes.Alexander Ivchenko1-44/+131
* config/i386/sse.md (V): Extended with wider modes. (VF2): Ditto. (ssehalfvecmode): Ditto. (i128): Ditto. (ssepackfltmode): Ditto. (avx_vec_concat<mode>): Ditto. (V_256_512): New iterator. (VF2_512_256): Ditto. (si2dfmode): New attribute. (si2dfmodelower): Ditto. (sf2dfmode): Ditto. (concat_tg_mode): Ditto. (floatv4siv4df2): Changed to ... (float<si2dfmodelower><mode>2): This. (avx_cvtps2pd256): Changed to ... (<sse2_avx_avx512f>_cvtps2pd<avxsizesuffix>): This. (vec_pack_trunc_v4df): Changed to ... (vec_pack_trunc_<mode>): This. (avx_vpermil<mode>): Changed to ... (<sse2_avx_avx512f>_vpermil<mode>): This. (<fixsuffix>fix_truncv8dfv8si2): New. (vec_pack_sfix_trunc_v8df): Ditto. (avx512f_rndscale<mode>): Ditto. (avx512f_roundpd512): Ditto. (vec_pack_ufix_trunc_<mode>): Updated iterator. Co-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com> Co-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com> Co-Authored-By: Ilya Tocar <ilya.tocar@intel.com> Co-Authored-By: Ilya Verbin <ilya.verbin@intel.com> Co-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com> Co-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com> Co-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com> Co-Authored-By: Sergey Lega <sergey.s.lega@intel.com> From-SVN: r203431
2013-10-11i386.md (any_fix): New iterator.Alexander Ivchenko2-42/+79
* config/i386/i386.md (any_fix): New iterator. (fixsuffix): New attribute. * config/i386/sse.md (VF1): Extened with wider modes. (VI): Ditto. (VI_AVX2): Ditto. (VI8): Ditto. (sseintvecmodelower): Ditto. (ssescalarmode): Ditto. (ssescalarnum): Ditto. (VF1_128_256): New. (ssexmmmode): Ditto. (<fixsuffix>fix_truncv16sfv16si2): Ditto. (<sse>_rcp<mode>2): Change iterator. (rsqrt<mode>2): Ditto. (<sse>_rsqrt<mode>2): Ditto. (avx2_vec_dup<mode>): Ditto. (<sse4_1>_round<ssemodesuffix>_sfix<avxsizesuffix>): Ditto. (round<mode>2_sfix): Ditto. (avx2_pbroadcast<mode>): Ditto. (*andnot<mode>3): Handle XI mode. (*<code><mode>3): Ditto. (AVXTOSSEMODE): Removed. (avx_vpermil<mode>): Changed to ... (<sse2_avx_avx512f>_vpermil<mode>): This. Co-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com> Co-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com> Co-Authored-By: Ilya Tocar <ilya.tocar@intel.com> Co-Authored-By: Ilya Verbin <ilya.verbin@intel.com> Co-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com> Co-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com> Co-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com> Co-Authored-By: Sergey Lega <sergey.s.lega@intel.com> From-SVN: r203429
2013-10-11sse.md (<sse2>_movnt<mode>): Update constraint to "v".Alexander Ivchenko1-17/+17
* config/i386/sse.md (<sse2>_movnt<mode>): Update constraint to "v". (<sse>_comi): Ditto. (<sse>_ucomi): Ditto. (sse_cvtss2siq_2): Ditto. (sse2_cvtsd2si): Ditto. (sse2_cvtsd2siq): Ditto. (sse2_cvttsd2si): Ditto. (sse2_cvttsd2siq): Ditto. (<shift_insn><mode>3): Ditto. (sse2_cvtsi2sdq): Update constraint and prefix. (sse_cvtsi2ss): Update prefix. (sse_cvtsi2ssq): Ditto. Co-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com> Co-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com> Co-Authored-By: Ilya Tocar <ilya.tocar@intel.com> Co-Authored-By: Ilya Verbin <ilya.verbin@intel.com> Co-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com> Co-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com> Co-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com> Co-Authored-By: Sergey Lega <sergey.s.lega@intel.com> From-SVN: r203428
2013-10-10x86-tune.def: Enable X86_TUNE_SSE_TYPELESS_STORES for generic...Jan Hubicka1-6/+4
* config/i386/x86-tune.def: Enable X86_TUNE_SSE_TYPELESS_STORES for generic, enable X86_TUNE_SSE_LOAD0_BY_PXOR for Bulldozer, Bobcat and generic. * gcc.target/i386/avx256-unaligned-store-3.c: Update template for tuning change. * gcc.target/i386/avx256-unaligned-store-1.c: Likewise. * gcc.target/i386/pr49168-1.c: Likewise. * gcc.target/i386/pr49002-2.c: Likewise. From-SVN: r203387
2013-10-10alpha.c: Add gimple-ssa.h to include list.Andrew MacLeod1-0/+1
2013-10-10 Andrew MacLeod <amacleod@redhat.com> * config/aplha/alpha.c: Add gimple-ssa.h to include list. From-SVN: r203352
generated by cgit v1.1 at 2025-03-01 11:12:18 +0000