index
:
riscv-gnu-toolchain/gcc.git
devel/analyzer
devel/autopar_devel
devel/autopar_europar_2021
devel/bypass-asm
devel/c++-contracts
devel/c++-coroutines
devel/c++-modules
devel/c++-name-lookup
devel/coarray_native
devel/fortran_unsigned
devel/gccgo
devel/gfortran-caf
devel/gimple-linterchange
devel/gomp-5_0-branch
devel/icpp2021
devel/ira-select
devel/ix86/evex512
devel/jlaw/crc
devel/loop-unswitch-support-switches
devel/lto-offload
devel/m2link
devel/modula-2
devel/mold-lto-plugin
devel/mold-lto-plugin-v2
devel/nothrow-detection
devel/omp/gcc-10
devel/omp/gcc-11
devel/omp/gcc-12
devel/omp/gcc-13
devel/omp/gcc-14
devel/omp/gcc-9
devel/omp/ompd
devel/power-ieee128
devel/range-gen3
devel/ranger
devel/rust/master
devel/sh-lra
devel/sphinx
devel/ssa-range
devel/subreg-coalesce
devel/unified-autovect
master
releases/egcs-1.0
releases/egcs-1.1
releases/gcc-10
releases/gcc-11
releases/gcc-12
releases/gcc-13
releases/gcc-14
releases/gcc-2.95
releases/gcc-2.95.2.1-branch
releases/gcc-3.0
releases/gcc-3.1
releases/gcc-3.2
releases/gcc-3.3
releases/gcc-3.4
releases/gcc-4.0
releases/gcc-4.1
releases/gcc-4.2
releases/gcc-4.3
releases/gcc-4.4
releases/gcc-4.5
releases/gcc-4.6
releases/gcc-4.7
releases/gcc-4.8
releases/gcc-4.9
releases/gcc-5
releases/gcc-6
releases/gcc-7
releases/gcc-8
releases/gcc-9
releases/libgcj-2.95
trunk
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
gcc
/
config
Age
Commit message (
Expand
)
Author
Files
Lines
2019-11-19
[MIPS] Prevent MSA branches from being put into delay slots
Dragan Mladjenovic
2
-4
/
+12
2019-11-19
[AArch64] PR79262: Adjust vector cost
Wilco Dijkstra
1
-1
/
+1
2019-11-19
[Arm] Set Armv7-A tune to Cortex-A53
Wilco Dijkstra
1
-3
/
+3
2019-11-19
[AArch64] Implement Armv8.5-A memory tagging (MTE) intrinsics
Dennis Zhang
8
-3
/
+372
2019-11-19
arm: Fixes for asm-flags vs thumb1 and ilp32
Richard Henderson
2
-1
/
+27
2019-11-19
re PR target/92549 (Use x86 xchg instruction more)
Jakub Jelinek
1
-0
/
+11
2019-11-19
Initialize a variable due to -Wmaybe-uninitialized.
Martin Liska
1
-1
/
+1
2019-11-18
Add optabs for accelerating RAW and WAR alias checks
Richard Sandiford
4
-1
/
+78
2019-11-18
Remove vestiges of MODIFY_JNI_METHOD_CALL
Tom Tromey
1
-8
/
+0
2019-11-18
s390: add musl support
Szabolcs Nagy
1
-0
/
+3
2019-11-18
re PR target/92545 (avr: support ATmega devices from the 0-series)
Georg-Johann Lay
1
-1
/
+1
2019-11-18
Add support for AVR devices from the 0-series.
Georg-Johann Lay
6
-333
/
+441
2019-11-18
Split X86_TUNE_AVX128_OPTIMAL into X86_TUNE_AVX256_SPLIT_REGS
Hongtao Liu
5
-6
/
+10
2019-11-17
rs6000: Allow mode GPR in cceq_{ior,rev}_compare
Segher Boessenkool
1
-7
/
+7
2019-11-16
[AArch64] Robustify aarch64_wrffr
Richard Sandiford
1
-1
/
+1
2019-11-16
[AArch64] Add scatter stores for partial SVE modes
Richard Sandiford
1
-35
/
+62
2019-11-16
[AArch64] Pattern-match SVE extending gather loads
Richard Sandiford
3
-128
/
+227
2019-11-16
[AArch64] Add gather loads for partial SVE modes
Richard Sandiford
2
-39
/
+105
2019-11-16
[AArch64] Add truncation for partial SVE modes
Richard Sandiford
2
-0
/
+44
2019-11-16
[AArch64] Pattern-match SVE extending loads
Richard Sandiford
3
-74
/
+85
2019-11-16
[AArch64] Add sign and zero extension for partial SVE modes
Richard Sandiford
2
-21
/
+51
2019-11-16
[AArch64] Add autovec support for partial SVE vectors
Richard Sandiford
5
-167
/
+381
2019-11-16
[AArch64] Replace SVE_PARTIAL with SVE_PARTIAL_I
Richard Sandiford
2
-12
/
+12
2019-11-16
[AArch64] Add "FULL" to SVE mode iterator names
Richard Sandiford
3
-1195
/
+1243
2019-11-16
[AArch64] Enable VECT_COMPARE_COSTS by default for SVE
Richard Sandiford
2
-1
/
+13
2019-11-16
Optionally pick the cheapest loop_vec_info
Richard Sandiford
5
-6
/
+13
2019-11-15
m68k: add musl support
Szabolcs Nagy
1
-0
/
+3
2019-11-15
microblaze: fix PR65649
Nick Clifton
1
-2
/
+2
2019-11-15
[amdgcn] Unfix registers for frame pointer
Kwok Cheung Yeung
1
-2
/
+2
2019-11-15
[amdgcn] Update lower bounds for the number of registers in non-leaf kernels
Kwok Cheung Yeung
1
-6
/
+14
2019-11-15
[amdgcn] Restrict registers available to non-kernel functions
Kwok Cheung Yeung
2
-30
/
+39
2019-11-15
[amdgcn] Reinitialize registers for every function
Kwok Cheung Yeung
1
-0
/
+2
2019-11-15
[amdgcn] Use first lane of v1 for zero offset
Kwok Cheung Yeung
1
-14
/
+3
2019-11-15
[rs6000] Use VIEW_CONVERT_EXPR to reinterpret vectors (PR 92515)
Richard Sandiford
1
-3
/
+6
2019-11-15
[amdgcn] Fix handling of VCC_CONDITIONAL_REG
Kwok Cheung Yeung
1
-1
/
+5
2019-11-14
Update the arm-*-vxworks* support
Jerome Lambourg
2
-19
/
+14
2019-11-14
Housekeeping on TARGET_OS_CPP_BUILTINS for arm-vxworks
Jerome Lambourg
1
-35
/
+37
2019-11-14
Base support for vxworks 7 on aarch64
Doug Rupp
2
-0
/
+93
2019-11-14
Introduce vxworks specific crtstuff support
Jerome Lambourg
2
-10
/
+29
2019-11-14
Common ground work for vxworks7 ports updates
Pat Bernardi
2
-6
/
+28
2019-11-14
Vectorise conversions between differently-sized integer vectors
Richard Sandiford
2
-0
/
+20
2019-11-14
[AArch64] Support vectorising with multiple vector sizes
Richard Sandiford
1
-0
/
+45
2019-11-14
Replace autovectorize_vector_sizes with autovectorize_vector_modes
Richard Sandiford
5
-42
/
+42
2019-11-14
Pass the data vector mode to get_mask_mode
Richard Sandiford
3
-15
/
+10
2019-11-14
Remove build_{same_sized_,}truth_vector_type
Richard Sandiford
2
-2
/
+2
2019-11-14
Add build_truth_vector_type_for_mode
Richard Sandiford
1
-2
/
+2
2019-11-14
Replace mode_for_int_vector with related_int_vector_mode
Richard Sandiford
2
-5
/
+5
2019-11-14
arm, aarch64: Add support for __GCC_ASM_FLAG_OUTPUTS__
Richard Henderson
6
-0
/
+151
2019-11-14
arm: Rename CC_NOOVmode to CC_NZmode
Richard Henderson
6
-123
/
+123
2019-11-14
arm: Fix the "c" constraint
Richard Henderson
1
-2
/
+3
[next]