aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/rs6000
AgeCommit message (Expand)AuthorFilesLines
2023-06-23Fix power10 fusion bug with prefixed loads, PR target/105325Michael Meissner4-36/+46
2023-06-20rs6000: Add builtins for IEEE 128-bit floating point valuesCarl Love5-21/+62
2023-06-19rs6000: Enable const_anchor for 'addi'Jiufu Guo1-0/+4
2023-06-12rs6000: Guard __builtin_{un,}pack_vector_int128 with vsx [PR109932]Kewen Lin1-7/+7
2023-06-12rs6000: Don't use TFmode for 128 bits fp constant in toc [PR110011]Kewen Lin1-1/+1
2023-06-11aix: Debugging does not require a stack frame.David Edelsohn1-3/+0
2023-06-06rs6000: genfusion: Delete dead codeSegher Boessenkool1-3/+0
2023-06-06rs6000: genfusion: Rewrite load/compare codeSegher Boessenkool1-82/+103
2023-06-06rs6000: Remove duplicate expression [PR106907]Jeevitha Palanisamy1-1/+0
2023-06-02Darwin, PPC: Fix struct layout with pragma pack [PR110044].Iain Sandoe1-1/+2
2023-06-02rs6000: Fix arguments for __builtin_altivec_tr_stxvrwx, __builtin_altivec_tr_...Carl Love1-2/+2
2023-05-18gcc/config/*: use _P() defines from tree.hBernhard Reutner-Fischer7-28/+19
2023-05-17rs6000: use lis;xoris to build constantJiufu Guo1-0/+7
2023-05-12rs6000: Change mode and insn condition for scalar insert exp instructionHaochen Gui2-8/+8
2023-05-12rs6000: Change mode and insn condition for scalar extract sig instructionHaochen Gui2-2/+2
2023-05-12rs6000: Change mode and insn condition for scalar extract exp instructionHaochen Gui2-7/+6
2023-05-07rs6000: Load high and low part of 64bit constant independentlyJiufu Guo1-12/+27
2023-04-28Add targetm.libm_function_max_errorJakub Jelinek4-0/+48
2023-04-26aix: Default AIX 7.2 to POWER7 server and AIX 7.3 to POWER8 server.David Edelsohn2-6/+6
2023-04-26rs6000: Guard power9-vector for vsx_scalar_cmp_exp_qp_* [PR108758]Kewen Lin1-13/+13
2023-04-26rs6000: Fix predicate for const vector in sldoi_to_mov [PR109069]Kewen Lin2-3/+48
2023-04-25powerpc: Fix up *branch_anddi3_dot for -m32 -mpowerpc64 [PR109566]Jakub Jelinek1-1/+10
2023-04-11rs6000: correct vector sign extend builtins on Big EndianHaochen Gui4-89/+17
2023-04-09Do not generate vmaddfp and vnmsubfpMichael Meissner1-17/+17
2023-04-04rs6000: Fix vector_set_var_p9 by considering BE [PR108807]Kewen Lin1-21/+31
2023-04-04rs6000: Fix vector parity support [PR108699]Kewen Lin3-7/+18
2023-03-26rs6000: Make _mm_slli_si128 and _mm_bslli_si128 consistent [PR109167]Kewen Lin1-17/+9
2023-03-26rs6000: Ensure vec_sld shift count in allowable range [PR109082]Kewen Lin1-3/+7
2023-03-23Don't force target of modulo into a distinct register.Pat Haugen1-6/+6
2023-03-20Rework 128-bit complex multiply and divide.Michael Meissner1-47/+64
2023-03-20rs6000: Don't ICE when compiling the __builtin_vec_xst_trunc built-in [PR109178]Peter Bergner1-1/+1
2023-02-28rs6000: Allow powerpc64 to be unset for implicit 64 bit [PR108240]Kewen Lin1-4/+7
2023-02-20powerpc: Another umaddditi4 fix [PR108862]Jakub Jelinek1-2/+2
2023-02-15powerpc: Fix up expansion for WIDEN_MULT_PLUS_EXPR [PR108787]Jakub Jelinek1-9/+24
2023-01-18rs6000: Fix typo on vec_vsubcuq in rs6000-overload.def [PR108396]Kewen Lin1-1/+1
2023-01-18rs6000: Teach rs6000_opaque_type_invalid_use_p about gcall [PR108348]Kewen Lin1-4/+15
2023-01-16Update copyright years.Jakub Jelinek143-145/+145
2023-01-16rs6000: Teach rs6000_opaque_type_invalid_use_p about inline asm [PR108272]Kewen Lin1-10/+41
2023-01-11rs6000: Make P10_FUSION honour tuning settingKewen Lin2-5/+10
2023-01-03Revert "Compute a table of DWARF register sizes at compile"Florian Weimer1-2/+12
2023-01-02Compute a table of DWARF register sizes at compileFlorian Weimer1-12/+2
2022-12-27rs6000: Rework option -mpowerpc64 handling [PR106680]Kewen Lin1-9/+28
2022-12-20rs6000: Fix the wrong location of OPTION_MASK_P10_FUSION setting hunkKewen Lin1-4/+4
2022-12-20rs6000: Raise error for __vector_{quad,pair} uses without MMA enabled [PR106736]Kewen Lin3-3/+48
2022-12-20rs6000: Optimize cmp on rotated 16bits constantJiufu Guo3-1/+133
2022-12-19rs6000: use li;x?oris to build constantJiufu Guo1-6/+31
2022-12-17rs6000: Add Rust support to traceback tableSegher Boessenkool1-0/+1
2022-12-13rs6000: enable cbranchcc4Haochen Gui1-0/+10
2022-12-09rs6000: Remove useless copy_rtx in rs6000_emit_set_{,long}_constJiufu Guo1-40/+21
2022-12-08rs6000: Update sign extension computation with sext_hwiJiufu Guo3-27/+21