aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/i386/mmx.md
AgeCommit message (Expand)AuthorFilesLines
2013-05-09sse.md (*vec_extractv4si_0_zext): New pattern.Uros Bizjak1-0/+14
2013-05-08mmx.md (*vec_extract* splitters): Simplify post-reload splitter preparation s...Uros Bizjak1-26/+12
2013-04-29re PR target/54349 (_mm_cvtsi128_si64 unnecessary stores value at stack)Uros Bizjak1-1/+1
2013-03-24mmx.md (mov<mode>): Add ?!Ym,r and r,?!Ym alternatives.Uros Bizjak1-9/+9
2013-03-24sse.md (mov<mode>): Merge with movv2sf expander using MMXMODE mode iterator.Uros Bizjak1-127/+14
2013-03-22sse.md (*mov<mode>_internal): Merge with *mov<mode>_internal_rex64.Uros Bizjak1-103/+101
2013-01-10Update copyright years in gcc/Richard Sandiford1-2/+1
2013-01-04Update Copyright years for files modified in 2011 and/or 2012.Jakub Jelinek1-1/+1
2012-03-18i386.md: Remove empty predicates and/or constraints.Uros Bizjak1-122/+122
2011-11-21mmx.md (unspec): Move from config/i386/i386.md (unspecv) <UNSPECV_EMMS, UNSPE...Uros Bizjak1-0/+14
2011-11-20i386.md (UNSPEC_MOVNTI): Remove.Uros Bizjak1-2/+2
2011-10-28i386.md (shift_insn): Rename code attribute from shiftrt_insn.Uros Bizjak1-17/+3
2011-10-25Remove *mmx_maskmovq_rex.H.J. Lu1-14/+2
2011-09-19mmx.md (*mov<mode>_internal_rex64): Use if_then_else RTX to calculate unit, p...Uros Bizjak1-8/+32
2011-08-31i386.md: Use (match_test ...) for attribute tests.Richard Sandiford1-4/+5
2011-08-25i386.md (isa): Add sse2, sse2_noavx, sse3, sse4 and sse4_noavx.Uros Bizjak1-15/+26
2011-06-11i386.md: Use default value in "isa" attribute.Uros Bizjak1-7/+55
2011-05-09predicates.md (const_pow2_1_to_2_operand): Remove.Uros Bizjak1-2/+4
2011-05-04re PR target/48860 (r173265 breaks bootstrap on x86_64-apple-darwin10)Uros Bizjak1-4/+6
2011-05-02mmx.md (*movv2sf_internal_rex64): Fix %vmovlps template.Uros Bizjak1-2/+2
2011-05-02mmx.md (*mov<mode>_internal_rex64): Use %vmovq for reg<->xmm moves.Uros Bizjak1-108/+52
2011-01-03Update Copyright years for files modified in 2010.Jakub Jelinek1-1/+1
2010-12-08gcc/config.gcc (with_cpu): Default i[34567]86-*-darwin* and x86_64-*-darwin* ...Iain Sandoe1-2/+2
2010-09-16i386.md: Remove unneeded empty conditions and preparation statements from exp...Uros Bizjak1-6/+3
2010-09-06re PR target/22152 (Poor loop optimization when using mmx builtins)Uros Bizjak1-49/+56
2010-04-14i386.md (maxmin_int): Rename code attribute from maxminiprefix and update all...Uros Bizjak1-5/+5
2009-12-30re PR target/42549 (Incorrect 3DNow! code generated)Uros Bizjak1-1/+1
2009-12-07i386.md (any_or): New code iterator.Uros Bizjak1-3/+3
2009-11-25re PR target/42165 (-masm=intel doesn't know how to print AVX instructions)Jakub Jelinek1-1/+4
2009-11-25predicates.md (emms_operation): New predicate.Uros Bizjak1-38/+56
2009-05-29i386.md (prefix_data16, prefix_rep): Set to 0 for TYPE_SSE{MULADD,4ARG,IADD1,...Jakub Jelinek1-1/+62
2009-03-02i386.md (ST?_REG, MM?_REG): New constants.Uros Bizjak1-32/+32
2008-11-21mmx.md (mmx_nand<mode>3): Rename to mmx_andnot<mode>3.Uros Bizjak1-1/+1
2008-08-28[multiple changes]H.J. Lu1-5/+91
2008-08-22re PR target/37184 (ice in ix86_match_ccmode)Uros Bizjak1-12/+25
2008-08-03mmx.md (*mov<mode>_internal_rex64): Use Yi instead of x to avoid inter-unit m...Uros Bizjak1-4/+4
2008-08-03re PR target/36992 (Very stange code for _mm_move_epi64)Uros Bizjak1-4/+4
2008-05-07re PR target/35714 (x86 poor code with pmaddwd)Uros Bizjak1-23/+131
2008-05-06mmx.md: Rename "*..." insn patterns from my previous commit to "*mmx_...".Uros Bizjak1-12/+12
2008-05-06mmx.md: Remove double backslashes from asm templates.Uros Bizjak1-94/+171
2008-04-02i386.md (plogic): New.H.J. Lu1-25/+4
2008-04-01i386.md (smaxmin): New.H.J. Lu1-41/+15
2008-03-20re PR target/14552 (compiled trivial vector intrinsic code is inefficient)Uros Bizjak1-8/+8
2008-03-15mmx.md ("sse2_umulv1siv2di3"): Rename from "sse2_umulsidi3".Uros Bizjak1-11/+11
2008-03-08re PR target/22152 (Poor loop optimization when using mmx builtins)Uros Bizjak1-71/+30
2008-02-23re PR target/22076 (Strange code for MMX register moves)Uros Bizjak1-8/+8
2007-10-25constraints.md (Y0): Rename register constraint to Yz.Uros Bizjak1-10/+10
2007-10-22re PR target/29473 (-masm=intel combined with -march=athlon64 has some issues.)Rask Ingemann Lambertsen1-4/+4
2007-09-19Eliminate trailing whitespaceMichael Meissner1-3/+3
2007-09-09i386.md (X87MODEF12, SSEMODEF): Remove mode iterators.Uros Bizjak1-2/+2