aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/arm/arm_mve_builtins.def
AgeCommit message (Expand)AuthorFilesLines
2023-05-03arm: [MVE intrinsics] rework vaddq vmulq vsubqChristophe Lyon1-6/+0
2023-02-02arm: Fix MVE predicates synthesis [PR 108443]Andre Vieira1-9/+9
2023-01-02Update copyright years.Jakub Jelinek1-1/+1
2022-02-22arm: Convert more MVE/CDE builtins to predicate qualifiersChristophe Lyon1-29/+29
2022-02-22arm: Convert more MVE builtins to predicate qualifiersChristophe Lyon1-281/+281
2022-02-22arm: Convert remaining MVE vcmp builtins to predicate qualifiersChristophe Lyon1-46/+46
2022-02-22arm: Implement auto-vectorized MVE comparisons with vectors of boolean predic...Christophe Lyon1-17/+17
2022-01-03Update copyright years.Jakub Jelinek1-1/+1
2021-05-10arm: MVE: Remove _s and _u suffixes from vcmp* builtins.Christophe Lyon1-16/+16
2021-05-10arm: MVE: Cleanup vcmpne/vcmpeq builtinsChristophe Lyon1-4/+0
2021-01-04Update copyright years.Jakub Jelinek1-1/+1
2020-12-16Arm: MVE: Split refactoring of remaining complex instrinsicsTamar Christina1-8/+8
2020-12-16Arm: Add NEON and MVE RTL patterns for Complex Addition.Tamar Christina1-6/+4
2020-12-13Revert "Arm: Add NEON and MVE RTL patterns for Complex Addition, Multiply and...Tamar Christina1-12/+14
2020-12-13Arm: Add NEON and MVE RTL patterns for Complex Addition, Multiply and FMA.Tamar Christina1-14/+12
2020-10-16arm: Fix wrong code generated for mve scatter store with writeback intrinsics...Srinath Parvathaneni1-10/+0
2020-10-08arm: [MVE] Remove illegal intrinsics (PR target/96914)Christophe Lyon1-4/+0
2020-10-08arm: [MVE[ Add vqdmlashq intrinsics (PR target/96914)Christophe Lyon1-0/+2
2020-04-02[ARM]: Fix for MVE ACLE intrinsics with writeback (PR94317).Srinath Parvathaneni1-10/+20
2020-03-23[ARM][GCC][14x]: MVE ACLE whole vector left shift with carry intrinsics.Srinath Parvathaneni1-0/+4
2020-03-23[ARM][GCC][13x]: MVE ACLE scalar shift intrinsics.Srinath Parvathaneni1-0/+14
2020-03-20[ARM][GCC][11x]: MVE ACLE vector interleaving store and deinterleaving load i...Srinath Parvathaneni1-0/+3
2020-03-20[ARM][GCC][10x]: MVE ACLE intrinsics "add with carry across beats" and "beat-...Srinath Parvathaneni1-0/+16
2020-03-20[ARM][GCC][2/8x]: MVE ACLE gather load and scatter store intrinsics with writ...Srinath Parvathaneni1-0/+30
2020-03-20[ARM][GCC][1/8x]: MVE ACLE vidup, vddup, viwdup and vdwdup intrinsics with wr...Srinath Parvathaneni1-0/+12
2020-03-18[ARM][GCC][8/5x]: Remaining MVE store intrinsics which stores an half word, w...Srinath Parvathaneni1-0/+30
2020-03-18[ARM][GCC][7/5x]: MVE store intrinsics which stores byte,half word or word to...Srinath Parvathaneni1-0/+23
2020-03-18[ARM][GCC][6/5x]: Remaining MVE load intrinsics which loads half word and wor...Srinath Parvathaneni1-0/+30
2020-03-18[ARM][GCC][5/5x]: MVE ACLE load intrinsics which load a byte, halfword, or wo...Srinath Parvathaneni1-0/+23
2020-03-18[ARM][GCC][4/5x]: MVE load intrinsics with zero(_z) suffix.Srinath Parvathaneni1-0/+6
2020-03-18[ARM][GCC][3/5x]: MVE store intrinsics with predicated suffix.Srinath Parvathaneni1-0/+6
2020-03-18[ARM][GCC][2/5x]: MVE load intrinsics.Srinath Parvathaneni1-0/+6
2020-03-18[ARM][GCC][1/5x]: MVE store intrinsics.Srinath Parvathaneni1-0/+6
2020-03-18[ARM][GCC][4/4x]: MVE intrinsics with quaternary operands.Srinath Parvathaneni1-0/+31
2020-03-18[ARM][GCC][3/4x]: MVE intrinsics with quaternary operands.Srinath Parvathaneni1-0/+41
2020-03-18[ARM][GCC][2/4x]: MVE intrinsics with quaternary operands.Srinath Parvathaneni1-0/+100
2020-03-18[ARM][GCC][1/4x]: MVE intrinsics with quaternary operands.Srinath Parvathaneni1-0/+11
2020-03-18[ARM][GCC][3/3x]: MVE intrinsics with ternary operands.Srinath Parvathaneni1-0/+108
2020-03-18[ARM][GCC][2/3x]: MVE intrinsics with ternary operands.Srinath Parvathaneni1-0/+85
2020-03-17[ARM][GCC][1/3x]: MVE intrinsics with ternary operands.Srinath Parvathaneni1-273/+291
2020-03-17[ARM][GCC][5/2x]: MVE intrinsics with binary operands.Srinath Parvathaneni1-195/+273
2020-03-17[ARM][GCC][4/2x]: MVE intrinsics with binary operands.Srinath Parvathaneni1-0/+120
2020-03-17[ARM][GCC][3/2x]: MVE intrinsics with binary operands.Srinath Parvathaneni1-1/+7
2020-03-17[ARM][GCC][2/2x]: MVE intrinsics with binary operands.Srinath Parvathaneni1-1/+7
2020-03-17[ARM][GCC][1/2x]: MVE intrinsics with binary operands.Srinath Parvathaneni1-1/+6
2020-03-17[ARM][GCC][4/1x]: MVE intrinsics with unary operand.Srinath Parvathaneni1-0/+5
2020-03-17[ARM][GCC][3/1x]: MVE intrinsics with unary operand.Srinath Parvathaneni1-0/+31
2020-03-17[ARM][GCC][2/1x]: MVE intrinsics with unary operand.Srinath Parvathaneni1-0/+6
2020-03-17[ARM][GCC][1/1x]: Patch to support MVE ACLE intrinsics with unary operand.Srinath Parvathaneni1-0/+15
2020-03-17[ARM][GCC][4/x]: MVE ACLE vector interleaving store intrinsics.Srinath Parvathaneni1-0/+21
generated by cgit v1.1 at 2025-04-12 15:51:18 +0000