aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/aarch64/aarch64.md
AgeCommit message (Expand)AuthorFilesLines
2024-06-27AArch64: Fix strict-align cpymem/setmem [PR103100]Wilco Dijkstra1-2/+2
2024-02-07aarch64: Avoid out-of-range shrink-wrapped saves [PR111677]Alex Coplan1-17/+18
2023-09-29AArch64: Fix memmove operand corruption [PR111121]Wilco Dijkstra1-12/+19
2023-09-20aarch64: Fix return register handling in untyped_callRichard Sandiford1-1/+19
2023-06-20aarch64: Fix wrong code with st64b builtin [PR110100]Alex Coplan1-1/+1
2023-06-20aarch64: Fix whitespace in ls64 builtin implementation [PR110100]Alex Coplan1-11/+11
2023-03-10Fix PR 108874: aarch64 code regression with shift and andsAndrew Pinski1-0/+23
2023-03-09AArch64: Fix codegen regressions around tbz.Tamar Christina1-2/+2
2023-01-25aarch64: Restore generation of SVE UQDEC instructionsRichard Sandiford1-2/+3
2023-01-23[PATCH 1/15] arm: Make mbranch-protection opts parsing common to AArch32/64Andrea Corallo1-1/+1
2023-01-16Update copyright years.Jakub Jelinek1-1/+1
2022-12-13AArch64: Fix ILP32 tbranchTamar Christina1-1/+1
2022-12-12AArch64: Support new tbranch optab.Tamar Christina1-8/+25
2022-12-08AArch64: Add UNSPECV_PATCHABLE_AREA [PR98776]Sebastian Pop1-0/+14
2022-12-06AArch64: Cleanup move immediate codeWilco Dijkstra1-9/+8
2022-11-30aarch64: Specify that FEAT_MOPS sequences clobber CCKyrylo Tkachov1-0/+5
2022-11-14aarch64: Add support for +csscKyrylo Tkachov1-31/+88
2022-10-13[AArch64] Improve bit tests [PR105773]Wilco Dijkstra1-38/+38
2022-09-29aarch64: Remove redundant TARGET_* checksRichard Sandiford1-4/+4
2022-09-13aarch64: Vector move fixes for +nosimdRichard Sandiford1-4/+7
2022-09-07aarch64: Fix +nosimd handling of FPR movesRichard Sandiford1-16/+22
2022-08-12[AARCH64] Remove reference to MD_INCLUDESAndrew Pinski1-3/+0
2022-07-25aarch64: Implement ACLE Data IntrinsicsAndre Simoes Dias Vieira1-3/+10
2022-05-20AArch64: Improve rotate patternsWilco Dijkstra1-63/+116
2022-05-20aarch64: Add backend support for DFPChristophe Lyon1-17/+17
2022-04-05aarch64: Stop +mops clobbering variable valuesRichard Sandiford1-14/+39
2022-02-21aarch64: Add compiler support for Shadow Call StackDan Li1-0/+10
2022-02-16aarch64: Extend PR100056 patterns to +Richard Sandiford1-10/+23
2022-02-15aarch64: Fix subs_compare_2.c regression [PR100874]Richard Sandiford1-0/+27
2022-01-03Update copyright years.Jakub Jelinek1-1/+1
2021-12-14aarch64: Add LS64 extension and intrinsicsPrzemyslaw Wirkus1-0/+52
2021-12-13aarch64: Use +mops to inline memset operationsKyrylo Tkachov1-4/+16
2021-12-13aarch64: Add memmove expansion for +mopsKyrylo Tkachov1-0/+47
2021-12-13aarch64: Add support for Armv8.8-a memory operations and memcpy expansionKyrylo Tkachov1-2/+15
2021-11-10aarch64: Tweak FMAX/FMIN iteratorsRichard Sandiford1-1/+1
2021-11-03AArch64: Improve GOT addressingWilco Dijkstra1-33/+15
2021-11-01aarch64: Fix redundant check in aut insn generationDan Li1-2/+1
2021-10-20AArch64: Add support for __builtin_roundeven[f] (PR100966)Wilco Dijkstra1-1/+1
2021-08-09aarch64: Expand %<w> correctly according to mode iteratorBin Cheng1-1/+1
2021-07-28aarch64: Add smov alternative to sign_extend patternKyrylo Tkachov1-4/+6
2021-07-19[AARCH64] Fix PR 101205: csinv does not have an zero_extend versionAndrew Pinski1-3/+3
2021-07-13gcc: Add vec_select -> subreg RTL simplificationJonathan Wright1-5/+6
2021-04-27aarch64: Fix UB in the compiler [PR100200]Jakub Jelinek1-2/+3
2021-04-16aarch64: Fix up 2 other combine opt regressions vs. GCC8 [PR100075]Jakub Jelinek1-0/+28
2021-04-15aarch64: Fix several *<LOGICAL:optab>_ashl<mode>3 related regressions [PR100056]Jakub Jelinek1-0/+53
2021-04-13aarch64: Restore bfxil optimization [PR100028]Jakub Jelinek1-0/+32
2021-04-09aarch64: Use x30 as temporary in SVE TLSDESC patternsRichard Sandiford1-3/+2
2021-03-31aarch64: Fix up *add<mode>3_poly_1 [PR99813]Jakub Jelinek1-2/+2
2021-03-30aarch64: PR target/99822 Don't allow zero register in first operand of SUBS/A...Kyrylo Tkachov1-1/+1
2021-03-30aarch64: Tweak post-RA handling of CONST_INT moves [PR98136]Richard Sandiford1-4/+13