aboutsummaryrefslogtreecommitdiff
path: root/gcc/config.gcc
AgeCommit message (Expand)AuthorFilesLines
2023-01-02Update copyright years.Jakub Jelinek1-1/+1
2022-12-19RISC-V: Support VSETVL PASS for RVV supportJu-Zhe Zhong1-1/+1
2022-12-18build: doc: Obsolete Solaris 11.3 supportRainer Orth1-5/+16
2022-12-07gcc: xtensa: allow dynamic configurationMax Filippov1-0/+1
2022-11-07Initial Grand Ridge supportHu, Lin11-1/+1
2022-11-07Support Intel RAO-INTkonglin11-1/+2
2022-11-07Initial Granite Rapids SupportHaochen Jiang1-1/+1
2022-11-07Support Intel prefetchit0/t1Haochen Jiang1-1/+1
2022-11-04Remove support for Intel MIC offloadingThomas Schwinge1-8/+0
2022-11-04Support Intel AMX-FP16 ISAHongyu Wang1-1/+1
2022-11-04Initial Sierra Forest SupportHaochen Jiang1-1/+2
2022-11-04Support Intel CMPccXADDHaochen Jiang1-1/+2
2022-10-31Support Intel AVX-NE-CONVERTkonglin11-1/+1
2022-10-29d: Remove D-specific version definitions from target headersIain Buclaw1-4/+20
2022-10-26RISC-V: Support load/store in mov<mode> pattern for RVV modes.Ju-Zhe Zhong1-1/+1
2022-10-25MIPS: add builtime option for -mcompact-branchesYunQiang Su1-2/+11
2022-10-21Enable AMD znver4 support and add instruction reservationsTejas Joshi1-1/+9
2022-10-21RISC-V: Add RVV vsetvl/vsetvlmax intrinsics and tests.Ju-Zhe Zhong1-1/+1
2022-10-21RISC-V: Add RVV intrinsic basic framework.Ju-Zhe Zhong1-0/+2
2022-10-21Support Intel AVX-VNNI-INT8Kong Lingling1-1/+1
2022-10-21Support Intel AVX-IFMAHongyu Wang1-1/+2
2022-10-19gcc: Add 'mcf' thread model support from mcfgthreadLIU Hao1-0/+3
2022-10-17elf: ELF toolchain --without-{headers, newlib} should provide stdint.hArsen Arsenovic1-0/+5
2022-10-11Generic configury support for shared libs on VxWorksOlivier Hainque1-0/+9
2022-10-09MIPS: improve -march=native arch detectionYunQiang Su1-0/+2
2022-10-05RISC-V: Introduce RVV header to enable builtin typesJu-Zhe Zhong1-0/+1
2022-10-02Define GCC_DRIVER_HOST_INITIALIZATION for VxWorks targetsMarc Poulhiès1-0/+2
2022-09-29aarch64: Small config.gcc cleanupsRichard Sandiford1-8/+0
2022-09-29RISC-V: Add ABI-defined RVV types.Ju-Zhe Zhong1-0/+1
2022-09-26nvptx: Allow '--with-arch' to override the default '-misa'Thomas Schwinge1-0/+5
2022-09-26nvptx: Introduce dummy multilib option for default '-misa=sm_30'Thomas Schwinge1-0/+1
2022-09-26nvptx: Make default '-misa=sm_30' explicitThomas Schwinge1-0/+16
2022-09-23RISC-V: Support poly move manipulation and selftests.zhongjuzhe1-1/+1
2022-09-02d: Fix #error You must define PREFERRED_DEBUGGING_TYPE if DWARF is not supportedIain Buclaw1-4/+6
2022-09-02STABS: remove -gstabs and -gxcoff functionalityMartin Liska1-116/+116
2022-08-3132-bit PA-RISC with HP-UX: remove deprecated portsMartin Liska1-82/+3
2022-08-31cr16: remove leftover in config.gccMartin Liska1-7/+1
2022-08-30m32c-rtems: remove obsoleted portMartin Liska1-6/+0
2022-08-17arm: Define with_float to hard when target name ends with hfChristophe Lyon1-0/+7
2022-06-25Remove long deprecated tilegx and tilepro portsJeff Law1-29/+1
2022-05-24amdgcn: Add gfx90a supportAndrew Stubbs1-1/+1
2022-05-23[x86_64]: Zhaoxin lujiazui enablementMayshao1-1/+9
2022-05-20AArch64: Cleanup CPU option processing codeWilco Dijkstra1-42/+1
2022-04-12IBM zSystems: Add support for z16 as CPU name.Andreas Krebbel1-1/+1
2022-04-11RISC-V: Support -misa-spec for arch-canonicalize and multilib-generator. [PR1...Kito Cheng1-1/+2
2022-04-08aarch64: PR target/105157 Increase number of cores TARGET_CPU_DEFAULT can encodeAndre Vieira1-1/+1
2022-03-29LoongArch Port: gcc buildchenglulu1-1/+434
2022-03-01[nvptx] Add nvptx-gen.h and nvptx-gen.optTom de Vries1-0/+1
2022-02-05RISC-V: Always pass -misa-spec to assembler [PR104219]Kito Cheng1-1/+3
2022-02-03rs6000: Consolidate target built-ins codeBill Schmidt1-1/+1
generated by cgit v1.1 at 2024-10-20 08:27:53 +0000