aboutsummaryrefslogtreecommitdiff
path: root/gcc/combine.c
AgeCommit message (Expand)AuthorFilesLines
2019-05-10combine: Don't generate IF_THEN_ELSESegher Boessenkool1-8/+0
2019-04-18Fix two ubsan failures (PR85164)Richard Sandiford1-1/+1
2019-04-15combine: Count auto_inc properly (PR89794)Segher Boessenkool1-18/+42
2019-02-15re PR rtl-optimization/89354 (Combine pass yields wrong code with -O2 and -ms...Jakub Jelinek1-0/+4
2019-02-05re PR rtl-optimization/89195 (Corrupted stack offset after combine)Jakub Jelinek1-0/+1
2019-02-01combine: Use TDF_DETAILS for "can't combine" dump printsSegher Boessenkool1-3/+3
2019-01-16Fix ICE due to "combine" creating unreachable EH blocks (PR target/88861)David Malcolm1-6/+11
2019-01-09PR other/16615 [1/5]Sandra Loosemore1-1/+1
2019-01-01Update copyright years.Jakub Jelinek1-1/+1
2018-12-21re PR rtl-optimization/87727 (gcc.target/sparc/overflow-2.c FAILs)Eric Botcazou1-1/+6
2018-12-18combine.c (update_rsp_from_reg_equal): Only look for the nonzero bits of src ...Jozef Lawrynowicz1-2/+7
2018-12-17re PR rtl-optimization/88253 (Inlining of function incorrectly deletes volati...Senthil Kumar Selvaraj1-2/+3
2018-12-01re PR target/54589 (struct offset add should be folded into address calculation)Jakub Jelinek1-6/+43
2018-11-20re PR rtl-optimization/85925 (compilation of masking with 257 goes wrong in c...Eric Botcazou1-0/+1
2018-11-11combine: More make_more_copiesSegher Boessenkool1-5/+4
2018-11-05combine: Don't make an intermediate reg for assigning to sfp (PR87871)Segher Boessenkool1-0/+3
2018-10-29combine: Fix various shortcomings in make_more_copies (PR87701, PR87780)Segher Boessenkool1-10/+5
2018-10-25combine: Don't do make_more_copies for dest PC (PR87720)Segher Boessenkool1-0/+2
2018-10-22combine: Do not combine moves from hard registersSegher Boessenkool1-4/+46
2018-09-19combine: Use correct mode in new comparison (PR86902)Segher Boessenkool1-2/+2
2018-08-27re PR rtl-optimization/87065 (combine causes ICE in trunc_int_for_mode)Jakub Jelinek1-5/+6
2018-08-22combine: Do another check before splitting a parallel (PR86771)Segher Boessenkool1-2/+8
2018-08-06Remaining support for clobber highAlan Hayward1-5/+33
2018-07-30combine: Allow combining two insns to two insnsSegher Boessenkool1-2/+20
2018-07-26combine: Another hard register problem (PR85805)Segher Boessenkool1-1/+2
2018-06-12Use poly_int rtx accessors instead of hwi accessorsRichard Sandiford1-4/+8
2018-04-10re PR rtl-optimization/85300 (ICE in exact_int_to_float_conversion_p, at simp...Jakub Jelinek1-4/+8
2018-03-14combine: Don't make log_links for pc_rtx (PR84780 #c10)Segher Boessenkool1-0/+3
2018-03-12combine: Fix PR84780 (more LOG_LINKS trouble)Segher Boessenkool1-0/+1
2018-03-06re PR target/84710 (ICE: RTL check: expected code 'reg', have 'subreg' in rhs...Jakub Jelinek1-6/+2
2018-03-05re PR target/84700 (ICE on 32-bit BE powerpc targets w/ -misel -O1)Jakub Jelinek1-1/+5
2018-03-02re PR rtl-optimization/84614 (wrong code with u16->u128 extension at aarch64 ...Jakub Jelinek1-2/+2
2018-02-16combine: Fix problem with RTL checkingSegher Boessenkool1-1/+6
2018-02-13combine: Update links correctly for new I2 (PR84169)Segher Boessenkool1-26/+31
2018-02-01re PR rtl-optimization/84157 ([nvptx] ICE: RTL check: expected code 'reg', ha...Uros Bizjak1-2/+2
2018-01-31re PR rtl-optimization/84123 (internal compiler error: in gen_rtx_SUBREG, at ...Uros Bizjak1-2/+15
2018-01-31re PR rtl-optimization/84071 (wrong elimination of zero-extension after sign-...Eric Botcazou1-5/+12
2018-01-09re PR rtl-optimization/83628 (performance regression when accessing arrays on...Uros Bizjak1-1/+1
2018-01-03poly_int: GET_MODE_SIZERichard Sandiford1-16/+10
2018-01-03poly_int: GET_MODE_BITSIZERichard Sandiford1-5/+8
2018-01-03poly_int: GET_MODE_PRECISIONRichard Sandiford1-35/+42
2018-01-03Update copyright years.Jakub Jelinek1-1/+1
2018-01-03poly_int: REGMODE_NATURAL_SIZERichard Sandiford1-2/+2
2017-12-21[Patch combine] Don't create ZERO_EXTEND from subregs unless we have a scalar...James Greenhalgh1-2/+3
2017-12-21poly_int: REG_ARGS_SIZERichard Sandiford1-2/+2
2017-12-20poly_int: SUBREG_BYTERichard Sandiford1-6/+7
2017-12-20Add a gen_int_shift_amount helper functionRichard Sandiford1-42/+47
2017-12-19read-rtl.c (parse_reg_note_name): Replace Yoda conditions with typical order ...Jakub Jelinek1-33/+33
2017-12-16Revert accidental commitRichard Sandiford1-47/+42
2017-12-16Add a gen_int_shift_amount helper functionRichard Sandiford1-42/+47
generated by cgit v1.1 at 2024-11-12 16:39:32 +0000