aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2023-10-20Rewrite more refs for epilogue vectorizationRichard Biener1-5/+6
2023-10-20Fixup vect_get_and_check_slp_defs for gathers and .MASK_LOADRichard Biener1-22/+52
2023-10-20omp_lib.f90.in: Deprecate omp_lock_hint_* for OpenMP 5.0Tobias Burnus1-0/+4
2023-10-20RISC-V: Rename some variables of vector_block_info[NFC]Juzhe-Zhong1-28/+29
2023-10-20ifcvt: Support bitfield lowering of multiple-exit loopsTamar Christina5-50/+267
2023-10-20middle-end: Enable bit-field vectorization to work correctly when we're vecto...Tamar Christina1-17/+49
2023-10-20Fix testcases that are raised by support -mevex512Hu, Lin13-3/+3
2023-10-20RISC-V: Fix failed hoist in LICM of vmv.v.x instructionJuzhe-Zhong4-11/+68
2023-10-20RISC-V: Refactor and cleanup vsetvl passLehua Ding30-4670/+3241
2023-10-20return edge in make_eh_edgesAlexandre Oliva2-4/+4
2023-10-19c++: indirect change of active union member in constexpr [PR101631,PR102286]Nathaniel Shead12-53/+403
2023-10-19c++: Improve diagnostics for constexpr cast from void*Nathaniel Shead2-12/+90
2023-10-20Daily bump.GCC Administrator8-1/+390
2023-10-19c++: small tweak for cp_fold_rMarek Polacek1-4/+3
2023-10-19doc: Update contrib.texiMarek Polacek1-0/+3
2023-10-19vect: Use inbranch simdclones in masked loopsAndre Vieira2-44/+147
2023-10-19vect: don't allow fully masked loops with non-masked simd clones [PR 110485]Andre Vieira2-0/+30
2023-10-19vect: Fix vect_get_smallest_scalar_type for simd clonesAndre Vieira4-9/+51
2023-10-19parloops: Allow poly nit and boundAndre Vieira1-2/+3
2023-10-19parloops: Copy target and optimizations when creating a function cloneAndre Vieira1-0/+5
2023-10-19omp: Replace simd_clone_subparts with TYPE_VECTOR_SUBPARTSAndre Vieira2-55/+41
2023-10-19libstdc++: [_Hashtable] Do not reuse untrusted cached hash codeFrançois Dumont3-20/+190
2023-10-19c: Fix ICE when an argument was an error mark [PR100532]Andrew Pinski2-1/+8
2023-10-19c: Don't warn about converting NULL to different sso endian [PR104822]Andrew Pinski3-0/+34
2023-10-19ABOUT-GCC-NLS: add usage guidanceJason Merrill1-0/+16
2023-10-19diagnostic: rename new permerror overloadsJason Merrill3-8/+9
2023-10-19c++: use G_ instead of _Jason Merrill2-10/+10
2023-10-19ada: Support new SPARK aspect Side_EffectsYannick Moy18-760/+1162
2023-10-19ada: Refactor code to remove GNATcheck violationSheri Bernstein1-35/+40
2023-10-19ada: Add pragma Annotate for GNATcheck exemptionsSheri Bernstein1-0/+8
2023-10-19ada: Document gnatbind -Q switchPatrick Bernardi5-21/+59
2023-10-19ada: Seize opportunity to reuse List_LengthRonan Desplanques1-7/+1
2023-10-19ada: Simplify "not Present" with "No"Piotr Trojanek1-1/+1
2023-10-19c++: Make -Wunknown-pragmas controllable by #pragma GCC diagnostic [PR89038]Lewis Hyatt2-1/+15
2023-10-19libcpp: testsuite: Add test for fixed _Pragma bug [PR82335]Lewis Hyatt1-0/+37
2023-10-19middle-end: don't create LC-SSA PHI variables for PHI nodes who dominate loopTamar Christina2-0/+31
2023-10-19tree-optimization/111131 - SLP for non-IFN gathersRichard Biener7-15/+61
2023-10-19Refactor x86 vectorized gather pathRichard Biener1-227/+179
2023-10-19aarch64: Generalise TFmode load/store pair patternsAlex Coplan2-11/+14
2023-10-19aarch64, testsuite: Fix up pr71727.cAlex Coplan1-1/+1
2023-10-19aarch64, testsuite: Tweak sve/pcs/args_9.c to allow stpsAlex Coplan1-2/+2
2023-10-19aarch64, testsuite: Prevent stp in lr_free_1.cAlex Coplan1-1/+1
2023-10-19rtl-ssa: Support inferring uses of mem in change_insnsAlex Coplan2-4/+29
2023-10-19rtl-ssa: Add entry point to allow re-parenting usesAlex Coplan2-0/+11
2023-10-19rtl-ssa: Add drop_memory_access helperAlex Coplan1-0/+13
2023-10-19rtl-ssa: Fix bug in function_info::add_insn_afterAlex Coplan1-3/+11
2023-10-19x86: Correct ISA enabled for clients since Arrow LakeHaochen Jiang5-46/+49
2023-10-19amdgcn: deprecate Fiji device and multilibAndrew Stubbs4-6/+39
2023-10-19LoongArch:Implement the new vector cost model framework.Jiahao Xu4-22/+188
2023-10-19LoongArch:Implement vec_widen standard names.Jiahao Xu7-17/+277