aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2023-10-19ada: Add pragma Annotate for GNATcheck exemptionsSheri Bernstein1-0/+8
2023-10-19ada: Document gnatbind -Q switchPatrick Bernardi5-21/+59
2023-10-19ada: Seize opportunity to reuse List_LengthRonan Desplanques1-7/+1
2023-10-19ada: Simplify "not Present" with "No"Piotr Trojanek1-1/+1
2023-10-19c++: Make -Wunknown-pragmas controllable by #pragma GCC diagnostic [PR89038]Lewis Hyatt2-1/+15
2023-10-19libcpp: testsuite: Add test for fixed _Pragma bug [PR82335]Lewis Hyatt1-0/+37
2023-10-19middle-end: don't create LC-SSA PHI variables for PHI nodes who dominate loopTamar Christina2-0/+31
2023-10-19tree-optimization/111131 - SLP for non-IFN gathersRichard Biener7-15/+61
2023-10-19Refactor x86 vectorized gather pathRichard Biener1-227/+179
2023-10-19aarch64: Generalise TFmode load/store pair patternsAlex Coplan2-11/+14
2023-10-19aarch64, testsuite: Fix up pr71727.cAlex Coplan1-1/+1
2023-10-19aarch64, testsuite: Tweak sve/pcs/args_9.c to allow stpsAlex Coplan1-2/+2
2023-10-19aarch64, testsuite: Prevent stp in lr_free_1.cAlex Coplan1-1/+1
2023-10-19rtl-ssa: Support inferring uses of mem in change_insnsAlex Coplan2-4/+29
2023-10-19rtl-ssa: Add entry point to allow re-parenting usesAlex Coplan2-0/+11
2023-10-19rtl-ssa: Add drop_memory_access helperAlex Coplan1-0/+13
2023-10-19rtl-ssa: Fix bug in function_info::add_insn_afterAlex Coplan1-3/+11
2023-10-19x86: Correct ISA enabled for clients since Arrow LakeHaochen Jiang5-46/+49
2023-10-19amdgcn: deprecate Fiji device and multilibAndrew Stubbs4-6/+39
2023-10-19LoongArch:Implement the new vector cost model framework.Jiahao Xu4-22/+188
2023-10-19LoongArch:Implement vec_widen standard names.Jiahao Xu7-17/+277
2023-10-19LoongArch:Implement avg and sad standard names.Jiahao Xu8-0/+284
2023-10-19Daily bump.GCC Administrator7-1/+357
2023-10-18Fix expansion of `(a & 2) != 1`Andrew Pinski2-4/+21
2023-10-18[c] Fix PR 101364: ICE after error due to diagnose_arglist_conflict not check...Andrew Pinski2-1/+10
2023-10-18Fix ICE due to c_safe_arg_type_equiv_p not checking for error_mark nodeAndrew Pinski2-0/+13
2023-10-19PR111648: Fix wrong code-gen due to incorrect VEC_PERM_EXPR folding.Prathamesh Kulkarni1-11/+103
2023-10-18pru: Implement TARGET_INSN_COSTDimitar Dimitrov1-0/+36
2023-10-18LibF7: Implement mul_mant for devices without MUL instruction.Georg-Johann Lay3-4/+98
2023-10-18aarch64: Replace duplicated selftestsAndrew Carlotti1-12/+12
2023-10-18cse: Workaround GCC < 5 bug in cse_insn [PR111852]Jakub Jelinek1-0/+7
2023-10-18diagnostic: add permerror variants with optJason Merrill16-40/+117
2023-10-18OpenMP: Avoid ICE with LTO and 'omp allocate'Tobias Burnus2-7/+45
2023-10-18tree-ssa-math-opts: Fix up match_uaddc_usubc [PR111845]Jakub Jelinek3-17/+94
2023-10-18nvptx: Use fatal_error when -march= is missing not an assert [PR111093]Tobias Burnus1-2/+3
2023-10-18Darwin: Check as for .build_version support and use it if available.Iain Sandoe4-2/+79
2023-10-18ifcvt: rewrite args handling to remove lookupsTamar Christina1-42/+88
2023-10-18AArch64: Rewrite simd move immediate patterns to new syntaxTamar Christina1-69/+47
2023-10-18middle-end: ifcvt: Allow any const IFN in conditional blocksTamar Christina1-5/+10
2023-10-18middle-end: Fold vec_cond into conditional ternary or binary operation when s...Tamar Christina2-0/+156
2023-10-18LoongArch: Use fcmp.caf.s instead of movgr2cf for zeroing a fccXi Ruoyao1-1/+1
2023-10-18Re-instantiate integer mask to traditional vector mask supportRichard Biener1-1/+8
2023-10-18middle-end: maintain LCSSA throughout loop peelingTamar Christina4-192/+149
2023-10-18middle-end: updated niters analysis to handle multiple exits.Tamar Christina4-64/+152
2023-10-18middle-end: Refactor vectorizer loop conditionals and separate out IV to new ...Tamar Christina8-93/+190
2023-10-18middle-end: refactor vectorizable_comparison to make the main body re-usable.Tamar Christina1-18/+46
2023-10-18RISC-V: Optimize consecutive permutation index pattern by vrgather.vi/vxJuzhe-Zhong9-0/+465
2023-10-18fortran/intrinsic.texi: Add 'intrinsic' to SIGNAL exampleTobias Burnus1-0/+1
2023-10-18Initial Panther Lake SupportHaochen Jiang12-45/+94
2023-10-18x86: Add m_CORE_HYBRID for hybrid clients tuningHaochen Jiang2-62/+52
generated by cgit v1.1 at 2024-11-02 20:08:34 +0000