aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2022-10-12Daily bump.GCC Administrator26-1/+512
2022-10-12Enable support for atomic primitives on SPARC/LinuxEric Botcazou1-0/+1
2022-10-11Fortran: check types of source expressions before conversion [PR107215]Harald Anlauf2-0/+50
2022-10-11libstdc++: Fix bootstrap for --disable-threads build [PR107221]Jonathan Wakely1-2/+2
2022-10-11c++ modules: ICE with templated friend and std namespace [PR100134]Patrick Palka3-0/+25
2022-10-11c++ modules: lazy loading from within template [PR99377]Patrick Palka3-0/+22
2022-10-11libstdc++: Allow emergency EH alloc pool size to be tuned [PR68606]Jonathan Wakely32-93/+494
2022-10-11Avoid calling tracer.trailer() twice.Aldy Hernandez1-2/+6
2022-10-11i386: Fix up RTL checking ICE [PR107185]Jakub Jelinek1-1/+1
2022-10-11Implement ABS_EXPR operator for frange.Aldy Hernandez2-0/+108
2022-10-11Implement op1_range operators for unordered comparisons.Aldy Hernandez1-0/+205
2022-10-11Share common ordered comparison code with UN*_EXPR.Aldy Hernandez1-12/+128
2022-10-11Move TRUE case first in range-op.cc.Aldy Hernandez1-21/+21
2022-10-11libiberty: Demangling 'M' prefixesNathan Sidwell2-5/+24
2022-10-11tree-optimization/107212 - SLP reduction of reduction pathsRichard Biener3-7/+63
2022-10-11amdgcn: vector testsuite tweaksAndrew Stubbs14-14/+31
2022-10-11amdgcn: Add vector integer negate insnAndrew Stubbs1-0/+13
2022-10-11amdgcn: vec_init for multiple vector sizesAndrew Stubbs2-26/+143
2022-10-11amdgcn: Add vec_extract for partial vectorsAndrew Stubbs3-1/+44
2022-10-11amdgcn: Resolve insn conditions at compile timeAndrew Stubbs2-4/+30
2022-10-11amdgcn: add multiple vector sizesAndrew Stubbs4-425/+938
2022-10-11vect: Teach vectorizer how to handle bitfield accessesAndre Vieira14-31/+1079
2022-10-11Add define_insn_and_split to support general version of "kxnor".liuhongt2-0/+109
2022-10-11[PR107195] Set range to zero when nonzero mask is 0.Aldy Hernandez3-0/+36
2022-10-11Generic configury support for shared libs on VxWorksOlivier Hainque22-21/+758
2022-10-11Tigthen the addition of -lgcc_eh to vxworks_libgcc_specOlivier Hainque1-4/+44
2022-10-11ranger: add override keywordMartin Liska1-1/+1
2022-10-10Fix PR107193.Eugene Rozenfeld1-3/+4
2022-10-11Optimize nested permutation to single VEC_PERM_EXPR [PR54346]Liwei Xu2-0/+54
2022-10-11[PR rtl-optimization/107182] Clear EDGE_CROSSING for jump->ret optimizationJeff Law1-0/+1
2022-10-11RISC-V: move struct vector_type_info from *.h to *.cc and change "user_name" ...Ju-Zhe Zhong3-25/+25
2022-10-11RISC-V: Add missing vsetvl instruction type.Ju-Zhe Zhong1-1/+2
2022-10-11Daily bump.GCC Administrator9-1/+278
2022-10-10Add cpplib ro.poJoseph Myers1-0/+1140
2022-10-10c++: Lambda context manglingNathan Sidwell10-6/+71
2022-10-10compiler: treat S("") as a string constantIan Lance Taylor2-1/+4
2022-10-10compiler: only build thunk struct type when it is neededIan Lance Taylor3-30/+11
2022-10-10libstdc++: Revert addition of constraints to make_signed/make_unsignedJonathan Wakely6-12/+19
2022-10-10c-family: ICE with [[gnu::nocf_check]] [PR106937]Marek Polacek4-45/+86
2022-10-10Don't ICE running selftests if errors were raised [PR99723]Andrea Corallo1-1/+1
2022-10-10RISC-V: Add riscv_vector.h wrapper in testsuite to prevent pull in stdint.h f...Kito Cheng1-0/+11
2022-10-10RISC-V: Adjust testcase for rvv/base/user-1.cKito Cheng1-1/+1
2022-10-10RISC-V: Add newline to the end of file [NFC]Kito Cheng12-12/+12
2022-10-10Make range-op-float entries public.Aldy Hernandez1-9/+7
2022-10-10Add frange::maybe_isnan (bool sign).Aldy Hernandez1-0/+13
2022-10-10The true side of x != x should set NAN.Aldy Hernandez1-2/+5
2022-10-10x UNORD x should set NAN on the TRUE side (and !NAN on the FALSE side).Aldy Hernandez1-3/+7
2022-10-10Return non-legacy ranges in range.h.Aldy Hernandez1-3/+3
2022-10-10libstdc++: std::make_signed_t<cv bool> should be ill-formedJonathan Wakely5-34/+40
2022-10-10Require fgraphite effective target for pr107153.c test [PR107153]Jakub Jelinek1-1/+1
generated by cgit v1.1 at 2024-09-27 07:06:16 +0000