aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
Diffstat (limited to 'gcc')
-rw-r--r--gcc/ChangeLog5
-rw-r--r--gcc/config/spu/spu.md16
2 files changed, 13 insertions, 8 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index d02c124..9eefc51 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,8 @@
+2012-12-10 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>
+
+ * config/spu/spu.md: Replace "operands" with "operands != NULL" in
+ insn conditions.
+
2012-12-10 Jakub Jelinek <jakub@redhat.com>
* asan.c (asan_init_shadow_ptr_types): Move earlier in the file.
diff --git a/gcc/config/spu/spu.md b/gcc/config/spu/spu.md
index 3446e98..b3fc8af 100644
--- a/gcc/config/spu/spu.md
+++ b/gcc/config/spu/spu.md
@@ -1066,7 +1066,7 @@
[(set (match_operand:CBOP 0 "spu_reg_operand" "=r")
(unspec:CBOP [(match_operand 1 "spu_reg_operand" "r")
(match_operand 2 "spu_reg_operand" "r")] UNSPEC_CG))]
- "operands"
+ "operands != NULL"
"cg\t%0,%1,%2")
(define_insn "cgx_<mode>"
@@ -1074,7 +1074,7 @@
(unspec:CBOP [(match_operand 1 "spu_reg_operand" "r")
(match_operand 2 "spu_reg_operand" "r")
(match_operand 3 "spu_reg_operand" "0")] UNSPEC_CGX))]
- "operands"
+ "operands != NULL"
"cgx\t%0,%1,%2")
(define_insn "addx_<mode>"
@@ -1082,7 +1082,7 @@
(unspec:CBOP [(match_operand 1 "spu_reg_operand" "r")
(match_operand 2 "spu_reg_operand" "r")
(match_operand 3 "spu_reg_operand" "0")] UNSPEC_ADDX))]
- "operands"
+ "operands != NULL"
"addx\t%0,%1,%2")
@@ -1189,7 +1189,7 @@
[(set (match_operand:CBOP 0 "spu_reg_operand" "=r")
(unspec:CBOP [(match_operand 1 "spu_reg_operand" "r")
(match_operand 2 "spu_reg_operand" "r")] UNSPEC_BG))]
- "operands"
+ "operands != NULL"
"bg\t%0,%2,%1")
(define_insn "bgx_<mode>"
@@ -1197,7 +1197,7 @@
(unspec:CBOP [(match_operand 1 "spu_reg_operand" "r")
(match_operand 2 "spu_reg_operand" "r")
(match_operand 3 "spu_reg_operand" "0")] UNSPEC_BGX))]
- "operands"
+ "operands != NULL"
"bgx\t%0,%2,%1")
(define_insn "sfx_<mode>"
@@ -1205,7 +1205,7 @@
(unspec:CBOP [(match_operand 1 "spu_reg_operand" "r")
(match_operand 2 "spu_reg_operand" "r")
(match_operand 3 "spu_reg_operand" "0")] UNSPEC_SFX))]
- "operands"
+ "operands != NULL"
"sfx\t%0,%2,%1")
(define_insn "subti3"
@@ -4018,7 +4018,7 @@ selb\t%0,%4,%0,%3"
(define_insn "extend_compare<mode>"
[(set (match_operand:ALL 0 "spu_reg_operand" "=r")
(unspec:ALL [(match_operand 1 "spu_reg_operand" "r")] UNSPEC_EXTEND_CMP))]
- "operands"
+ "operands != NULL"
"fsm\t%0,%1"
[(set_attr "type" "shuf")])
@@ -4391,7 +4391,7 @@ selb\t%0,%4,%0,%3"
(unspec [(match_operand 1 "spu_reg_operand" "r")
(match_operand 2 "spu_reg_operand" "r")
(match_operand:TI 3 "spu_reg_operand" "r")] UNSPEC_SHUFB))]
- "operands"
+ "operands != NULL"
"shufb\t%0,%1,%2,%3"
[(set_attr "type" "shuf")])