aboutsummaryrefslogtreecommitdiff
path: root/libgfortran/runtime
diff options
context:
space:
mode:
authorShaokun Zhang <zhangshaokun@hisilicon.com>2018-09-21 12:25:12 +0000
committerKyrylo Tkachov <ktkachov@gcc.gnu.org>2018-09-21 12:25:12 +0000
commit910f72e78fe76993b8a9bcc9e385a788446f1f10 (patch)
treea2920ca60e143c4c7d92dcc97d9a938e0f2377af /libgfortran/runtime
parentcbd29d0eaeb29c5549cfac6a2d5ea936be118429 (diff)
downloadgcc-910f72e78fe76993b8a9bcc9e385a788446f1f10.zip
gcc-910f72e78fe76993b8a9bcc9e385a788446f1f10.tar.gz
gcc-910f72e78fe76993b8a9bcc9e385a788446f1f10.tar.bz2
[aarch64] Add HiSilicon tsv110 CPU support
This patch adds HiSilicon's an mcpu: tsv110, which supports v8_4A. It has been tested on aarch64 and no regressions from this patch. 2018-09-21 Shaokun Zhang <zhangshaokun@hisilicon.com> Bo Zhou <zbo.zhou@hisilicon.com> * config/aarch64/aarch64-cores.def (tsv110): New CPU. * config/aarch64/aarch64-tune.md: Regenerated. * doc/invoke.texi (AArch64 Options/-mtune): Add "tsv110". * config/aarch64/aarch64.c (tsv110_tunings): New tuning table. * config/aarch64/aarch64-cost-tables.h: Add "tsv110" extra costs. Co-Authored-By: Bo Zhou <zbo.zhou@hisilicon.com> From-SVN: r264470
Diffstat (limited to 'libgfortran/runtime')
0 files changed, 0 insertions, 0 deletions