diff options
author | Kito Cheng <kito.cheng@sifive.com> | 2023-05-11 16:03:55 +0800 |
---|---|---|
committer | Kito Cheng <kito.cheng@sifive.com> | 2023-05-13 14:15:47 +0800 |
commit | ea7a9f361e71b0176ae7e6b6bdaaa95789cc7942 (patch) | |
tree | 34b8a18ab7d189e7b1673c623594c4327963c4a5 /libgcc | |
parent | 99488a6048745a7b999c22f46e5814d02ebf88d9 (diff) | |
download | gcc-ea7a9f361e71b0176ae7e6b6bdaaa95789cc7942.zip gcc-ea7a9f361e71b0176ae7e6b6bdaaa95789cc7942.tar.gz gcc-ea7a9f361e71b0176ae7e6b6bdaaa95789cc7942.tar.bz2 |
RISC-V: Improve vector_insn_info::dump for LMUL and policy
Convert vlmul and policy to human readable string, some example below:
Before:
[VALID,Demand field={1(VL),0(DEMAND_NONZERO_AVL),1(SEW),0(DEMAND_GE_SEW),1(LMUL),0(RATIO),0(TAIL_POLICY),0(MASK_POLICY)}
AVL=(reg:DI 0 zero)
SEW=16,VLMUL=3,RATIO=2,TAIL_POLICY=1,MASK_POLICY=1]
^ ^ ^
After:
[VALID,Demand field={1(VL),0(DEMAND_NONZERO_AVL),1(SEW),0(DEMAND_GE_SEW),1(LMUL),0(RATIO),0(TAIL_POLICY),0(MASK_POLICY)}
AVL=(reg:DI 0 zero)
SEW=16,VLMUL=m8,RATIO=2,TAIL_POLICY=agnostic,MASK_POLICY=agnostic]
^^ ^^^^^^^^ ^^^^^^^^
gcc/ChangeLog:
* config/riscv/riscv-vsetvl.cc (vlmul_to_str): New.
(policy_to_str): New.
(vector_insn_info::dump): Use vlmul_to_str and policy_to_str.
Diffstat (limited to 'libgcc')
0 files changed, 0 insertions, 0 deletions