diff options
| author | Stan Cox <scox@equinox.cygnus.com> | 1998-01-10 21:03:36 +0000 |
|---|---|---|
| committer | Jeff Law <law@gcc.gnu.org> | 1998-01-10 14:03:36 -0700 |
| commit | cde218471b65fe0d723e077a89c5ac8cbe6d57e9 (patch) | |
| tree | 5f1406aaf1c78a148c620374c561ca9b9e7c4ede /gcc | |
| parent | 184bb750da2da4d22c64ea900ea1a4f00927ca77 (diff) | |
| download | gcc-cde218471b65fe0d723e077a89c5ac8cbe6d57e9.zip gcc-cde218471b65fe0d723e077a89c5ac8cbe6d57e9.tar.gz gcc-cde218471b65fe0d723e077a89c5ac8cbe6d57e9.tar.bz2 | |
i386.md: (movsicc_1, movhicc_1): For alternate 3 set the opcode suffix from operand 3.
* i386.md: (movsicc_1, movhicc_1): For alternate 3 set the opcode
suffix from operand 3.
From-SVN: r17317
Diffstat (limited to 'gcc')
| -rw-r--r-- | gcc/ChangeLog | 5 | ||||
| -rw-r--r-- | gcc/config/i386/i386.md | 10 |
2 files changed, 10 insertions, 5 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index 9d04f83..e441214 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,8 @@ +Sat Jan 10 22:04:15 1998 Stan Cox <scox@equinox.cygnus.com> + + * i386.md: (movsicc_1, movhicc_1): For alternate 3 set the opcode + suffix from operand 3. + Sat Jan 10 21:50:16 1998 J"orn Rennecke <amylaar@cygnus.co.uk> Jeffrey A Law (law@cygnus.com) diff --git a/gcc/config/i386/i386.md b/gcc/config/i386/i386.md index ea72a98..1a9f505 100644 --- a/gcc/config/i386/i386.md +++ b/gcc/config/i386/i386.md @@ -1,5 +1,5 @@ ; GCC machine description for Intel X86. -;; Copyright (C) 1988, 1994, 1995, 1996, 1997 Free Software Foundation, Inc. +;; Copyright (C) 1988, 94-97, 1998 Free Software Foundation, Inc. ;; Mostly by William Schelter. ;; This file is part of GNU CC. @@ -7327,8 +7327,8 @@ byte_xor_operation: { if (GET_CODE (operands[0]) == MEM && GET_CODE (operands[3]) == MEM) { - output_asm_insn (AS2 (mov%z2,%3,%4), operands); - output_asm_insn (AS2 (mov%z2,%4,%0), operands); + output_asm_insn (AS2 (mov%z3,%3,%4), operands); + output_asm_insn (AS2 (mov%z3,%4,%0), operands); } else output_asm_insn (AS2 (mov%z0,%3,%0), operands); @@ -7388,8 +7388,8 @@ byte_xor_operation: { if (GET_CODE (operands[0]) == MEM && GET_CODE (operands[3]) == MEM) { - output_asm_insn (AS2 (mov%z2,%3,%4), operands); - output_asm_insn (AS2 (mov%z2,%4,%0), operands); + output_asm_insn (AS2 (mov%z3,%3,%4), operands); + output_asm_insn (AS2 (mov%z3,%4,%0), operands); } else output_asm_insn (AS2 (mov%z0,%3,%0), operands); |