aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorliuhongt <hongtao.liu@intel.com>2021-08-04 10:50:28 +0800
committerliuhongt <hongtao.liu@intel.com>2021-08-04 17:43:17 +0800
commit9f26640f7b89c771b0ebffd7e7f5019d0709a955 (patch)
tree6049628443ab3f83d6b378e3d0d0cca5318348ac /gcc
parent7195fa03e7b8dfaff85d122da3b75f0a30ce95f8 (diff)
downloadgcc-9f26640f7b89c771b0ebffd7e7f5019d0709a955.zip
gcc-9f26640f7b89c771b0ebffd7e7f5019d0709a955.tar.gz
gcc-9f26640f7b89c771b0ebffd7e7f5019d0709a955.tar.bz2
Refine predicate of peephole2 to general_reg_operand. [PR target/101743]
The define_peephole2 which is added by r12-2640-gf7bf03cf69ccb7dc should only work on general registers, considering that x86 also supports mov instructions between gpr, sse reg, mask reg, limiting the peephole2 predicate to general_reg_operand. gcc/ChangeLog: PR target/101743 * config/i386/i386.md (peephole2): Refine predicate from register_operand to general_reg_operand.
Diffstat (limited to 'gcc')
-rw-r--r--gcc/config/i386/i386.md12
1 files changed, 6 insertions, 6 deletions
diff --git a/gcc/config/i386/i386.md b/gcc/config/i386/i386.md
index 0c23ddb..51e8b47 100644
--- a/gcc/config/i386/i386.md
+++ b/gcc/config/i386/i386.md
@@ -19423,11 +19423,11 @@
;; Eliminate a reg-reg mov by inverting the condition of a cmov (#1).
;; mov r0,r1; dec r0; mov r2,r3; cmov r0,r2 -> dec r1; mov r0,r3; cmov r0, r1
(define_peephole2
- [(set (match_operand:SWI248 0 "register_operand")
- (match_operand:SWI248 1 "register_operand"))
+ [(set (match_operand:SWI248 0 "general_reg_operand")
+ (match_operand:SWI248 1 "general_reg_operand"))
(parallel [(set (reg FLAGS_REG) (match_operand 5))
(set (match_dup 0) (match_operand:SWI248 6))])
- (set (match_operand:SWI248 2 "register_operand")
+ (set (match_operand:SWI248 2 "general_reg_operand")
(match_operand:SWI248 3))
(set (match_dup 0)
(if_then_else:SWI248 (match_operator 4 "ix86_comparison_operator"
@@ -19455,10 +19455,10 @@
;; Eliminate a reg-reg mov by inverting the condition of a cmov (#2).
;; mov r2,r3; mov r0,r1; dec r0; cmov r0,r2 -> dec r1; mov r0,r3; cmov r0, r1
(define_peephole2
- [(set (match_operand:SWI248 2 "register_operand")
+ [(set (match_operand:SWI248 2 "general_reg_operand")
(match_operand:SWI248 3))
- (set (match_operand:SWI248 0 "register_operand")
- (match_operand:SWI248 1 "register_operand"))
+ (set (match_operand:SWI248 0 "general_reg_operand")
+ (match_operand:SWI248 1 "general_reg_operand"))
(parallel [(set (reg FLAGS_REG) (match_operand 5))
(set (match_dup 0) (match_operand:SWI248 6))])
(set (match_dup 0)