diff options
| author | Yuliang Wang <yuliang.wang@arm.com> | 2019-10-04 10:40:47 +0000 |
|---|---|---|
| committer | Richard Sandiford <rsandifo@gcc.gnu.org> | 2019-10-04 10:40:47 +0000 |
| commit | 67044452770aefa5b686855b1b1cb5d0728ec994 (patch) | |
| tree | 29c45752814684b1c2ed264fcd1e37014cafd55e /gcc | |
| parent | 981e39974ea31cb418507eadcb2cd7bbdf27ed79 (diff) | |
| download | gcc-67044452770aefa5b686855b1b1cb5d0728ec994.zip gcc-67044452770aefa5b686855b1b1cb5d0728ec994.tar.gz gcc-67044452770aefa5b686855b1b1cb5d0728ec994.tar.bz2 | |
Fix gcc.target/aarch64/sve2/shracc_1.c for ILP32
2019-10-04 Yuliang Wang <yuliang.wang@arm.com>
gcc/testsuite/
* gcc.target/aarch64/sve2/shracc_1.c: Tighten scan-assembler-nots
to avoid matching scalar code.
From-SVN: r276568
Diffstat (limited to 'gcc')
| -rw-r--r-- | gcc/testsuite/ChangeLog | 5 | ||||
| -rw-r--r-- | gcc/testsuite/gcc.target/aarch64/sve2/shracc_1.c | 6 |
2 files changed, 8 insertions, 3 deletions
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog index b8c9f4c..950c748 100644 --- a/gcc/testsuite/ChangeLog +++ b/gcc/testsuite/ChangeLog @@ -1,3 +1,8 @@ +2019-10-04 Yuliang Wang <yuliang.wang@arm.com> + + * gcc.target/aarch64/sve2/shracc_1.c: Tighten scan-assembler-nots + to avoid matching scalar code. + 2019-10-04 Tobias Burnus <tobias@codesourcery.com> * gfortran.dg/use_without_only_1.f90: Update column num in dg-warning. diff --git a/gcc/testsuite/gcc.target/aarch64/sve2/shracc_1.c b/gcc/testsuite/gcc.target/aarch64/sve2/shracc_1.c index 5535c7d..8111237 100644 --- a/gcc/testsuite/gcc.target/aarch64/sve2/shracc_1.c +++ b/gcc/testsuite/gcc.target/aarch64/sve2/shracc_1.c @@ -24,9 +24,9 @@ SHRACC (uint64_t, 53); /* { dg-final { scan-tree-dump-times "vectorized 1 loops in function" 8 "vect" } } */ -/* { dg-final { scan-assembler-not {\tasr\t} } } */ -/* { dg-final { scan-assembler-not {\tlsr\t} } } */ -/* { dg-final { scan-assembler-not {\tadd\t} } } */ +/* { dg-final { scan-assembler-not {\tasr\tz[0-9]+\.[bhsd]} } } */ +/* { dg-final { scan-assembler-not {\tlsr\tz[0-9]+\.[bhsd]} } } */ +/* { dg-final { scan-assembler-not {\tadd\tz[0-9]+\.[bhsd]} } } */ /* { dg-final { scan-assembler-times {\tssra\tz[0-9]+\.b, z[0-9]+\.b, #5\n} 1 } } */ /* { dg-final { scan-assembler-times {\tssra\tz[0-9]+\.h, z[0-9]+\.h, #14\n} 1 } } */ |