aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorMichael Meissner <meissner@linux.vnet.ibm.com>2016-12-02 22:12:08 +0000
committerMichael Meissner <meissner@gcc.gnu.org>2016-12-02 22:12:08 +0000
commit6556f6516673c0c51167238d5f594d09cb2d435f (patch)
tree4a54b9eac3e484b2e9b287fed6b4e55290f5e9b7 /gcc
parent471092175dcb1ee2ecae398f897003310f1c2e24 (diff)
downloadgcc-6556f6516673c0c51167238d5f594d09cb2d435f.zip
gcc-6556f6516673c0c51167238d5f594d09cb2d435f.tar.gz
gcc-6556f6516673c0c51167238d5f594d09cb2d435f.tar.bz2
re PR target/78639 (Power9 bad code generation for cactusADM benchmark)
2016-12-02 Michael Meissner <meissner@linux.vnet.ibm.com> PR target/78639 * config/rs6000/rs6000.md (movdi_internal64): Fix typo in subversion id 242679 that causes the wrong store instruction to be generated if a DImode is in an Altivec register using REG+REG addressing. From-SVN: r243206
Diffstat (limited to 'gcc')
-rw-r--r--gcc/ChangeLog8
-rw-r--r--gcc/config/rs6000/rs6000.md2
2 files changed, 9 insertions, 1 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index ee603c4..19394b0 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,11 @@
+2016-12-02 Michael Meissner <meissner@linux.vnet.ibm.com>
+
+ PR target/78639
+ * config/rs6000/rs6000.md (movdi_internal64): Fix typo in
+ subversion id 242679 that causes the wrong store instruction to be
+ generated if a DImode is in an Altivec register using REG+REG
+ addressing.
+
2016-12-02 Uros Bizjak <ubizjak@gmail.com>
PR target/70322
diff --git a/gcc/config/rs6000/rs6000.md b/gcc/config/rs6000/rs6000.md
index f1ba8d4..5a453a0 100644
--- a/gcc/config/rs6000/rs6000.md
+++ b/gcc/config/rs6000/rs6000.md
@@ -8239,7 +8239,7 @@
(define_insn "*movdi_internal64"
[(set (match_operand:DI 0 "nonimmediate_operand"
"=Y, r, r, r, r, r,
- ^m, ^d, ^d, ^Y, $Z, $wb,
+ ^m, ^d, ^d, ^wY, $Z, $wb,
$wv, ^wi, *wo, *wo, *wv, *wi,
*wi, *wv, *wv, r, *h, *h,
?*r, ?*wg, ?*r, ?*wj")