aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorMatthew Wahab <matthew.wahab@arm.com>2015-08-13 11:30:53 +0000
committerMatthew Wahab <mwahab@gcc.gnu.org>2015-08-13 11:30:53 +0000
commit54a8e4f651688acae9758bf1c33bc3e32be86a1b (patch)
treede0d727ebc912267e8b0581e58195ad417e28a30 /gcc
parentb0770c0f18133105bddbc841f435a7cb5ccf9747 (diff)
downloadgcc-54a8e4f651688acae9758bf1c33bc3e32be86a1b.zip
gcc-54a8e4f651688acae9758bf1c33bc3e32be86a1b.tar.gz
gcc-54a8e4f651688acae9758bf1c33bc3e32be86a1b.tar.bz2
atomic-inst-cas.c: New.
* gcc.target/aarch64/atomic-inst-cas.c: New. * gcc.target/aarch64/atomic-inst-ops.inc: New. From-SVN: r226859
Diffstat (limited to 'gcc')
-rw-r--r--gcc/testsuite/ChangeLog5
-rw-r--r--gcc/testsuite/gcc.target/aarch64/atomic-inst-cas.c61
-rw-r--r--gcc/testsuite/gcc.target/aarch64/atomic-inst-ops.inc53
3 files changed, 119 insertions, 0 deletions
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog
index 7612368..8c19d68 100644
--- a/gcc/testsuite/ChangeLog
+++ b/gcc/testsuite/ChangeLog
@@ -1,3 +1,8 @@
+2015-08-13 Matthew Wahab <matthew.wahab@arm.com>
+
+ * gcc.target/aarch64/atomic-inst-cas.c: New.
+ * gcc.target/aarch64/atomic-inst-ops.inc: New.
+
2015-08-13 Andreas Schwab <schwab@suse.de>
* gcc.dg/tree-ssa/vrp33.c: Add -fno-tree-fre.
diff --git a/gcc/testsuite/gcc.target/aarch64/atomic-inst-cas.c b/gcc/testsuite/gcc.target/aarch64/atomic-inst-cas.c
new file mode 100644
index 0000000..f6f2892
--- /dev/null
+++ b/gcc/testsuite/gcc.target/aarch64/atomic-inst-cas.c
@@ -0,0 +1,61 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -march=armv8-a+lse" } */
+
+/* Test ARMv8.1-A CAS instruction. */
+
+#include "atomic-inst-ops.inc"
+
+#define TEST TEST_TWO
+
+#define CAS_ATOMIC(FN, TY, MODEL1, MODEL2) \
+ int FNNAME (FN, TY) (TY* val, TY* foo, TY* bar) \
+ { \
+ int model_s = MODEL1; \
+ int model_f = MODEL2; \
+ /* The success memory ordering must be at least as strong as \
+ the failure memory ordering. */ \
+ if (model_s < model_f) \
+ return 0; \
+ /* Ignore invalid memory orderings. */ \
+ if (model_f == __ATOMIC_RELEASE || model_f == __ATOMIC_ACQ_REL) \
+ return 0; \
+ return __atomic_compare_exchange_n (val, foo, bar, 0, model_s, model_f); \
+ }
+
+#define CAS_ATOMIC_NORETURN(FN, TY, MODEL1, MODEL2) \
+ void FNNAME (FN, TY) (TY* val, TY* foo, TY* bar) \
+ { \
+ int model_s = MODEL1; \
+ int model_f = MODEL2; \
+ /* The success memory ordering must be at least as strong as \
+ the failure memory ordering. */ \
+ if (model_s < model_f) \
+ return; \
+ /* Ignore invalid memory orderings. */ \
+ if (model_f == __ATOMIC_RELEASE || model_f == __ATOMIC_ACQ_REL) \
+ return; \
+ __atomic_compare_exchange_n (val, foo, bar, 0, model_s, model_f); \
+ }
+
+TEST (cas_atomic, CAS_ATOMIC)
+TEST (cas_atomic_noreturn, CAS_ATOMIC_NORETURN)
+
+
+/* { dg-final { scan-assembler-times "casb\t" 4} } */
+/* { dg-final { scan-assembler-times "casab\t" 20} } */
+/* { dg-final { scan-assembler-times "caslb\t" 4} } */
+/* { dg-final { scan-assembler-times "casalb\t" 36} } */
+
+/* { dg-final { scan-assembler-times "cash\t" 4} } */
+/* { dg-final { scan-assembler-times "casah\t" 20} } */
+/* { dg-final { scan-assembler-times "caslh\t" 4} } */
+/* { dg-final { scan-assembler-times "casalh\t" 36} } */
+
+/* { dg-final { scan-assembler-times "cas\t" 8} } */
+/* { dg-final { scan-assembler-times "casa\t" 40} } */
+/* { dg-final { scan-assembler-times "casl\t" 8} } */
+/* { dg-final { scan-assembler-times "casal\t" 72} } */
+
+/* { dg-final { scan-assembler-not "ldaxr\t" } } */
+/* { dg-final { scan-assembler-not "stlxr\t" } } */
+/* { dg-final { scan-assembler-not "dmb" } } */
diff --git a/gcc/testsuite/gcc.target/aarch64/atomic-inst-ops.inc b/gcc/testsuite/gcc.target/aarch64/atomic-inst-ops.inc
new file mode 100644
index 0000000..72c7e5c
--- /dev/null
+++ b/gcc/testsuite/gcc.target/aarch64/atomic-inst-ops.inc
@@ -0,0 +1,53 @@
+/* Support code for atomic instruction tests. */
+
+/* Define types names without spaces. */
+typedef unsigned char uchar;
+typedef unsigned short ushort;
+typedef unsigned int uint;
+typedef long long longlong;
+typedef unsigned long long ulonglong;
+typedef __int128_t int128;
+typedef __uint128_t uint128;
+
+#define FNNAME(NAME,TY) NAME
+
+/* Expand one-model functions. */
+#define TEST_M1(NAME, FN, TY, MODEL, DUMMY) \
+ FN (test_##NAME##_##TY, TY, MODEL)
+
+/* Expand two-model functions. */
+#define TEST_M2(NAME, FN, TY, MODEL1, MODEL2) \
+ FN (test_##NAME##_##TY, TY, MODEL1, MODEL2)
+
+/* Typest to test. */
+#define TEST_TY(NAME, FN, N, MODEL1, MODEL2) \
+ TEST_M##N (NAME, FN, char, MODEL1, MODEL2) \
+ TEST_M##N (NAME, FN, uchar, MODEL1, MODEL2) \
+ TEST_M##N (NAME, FN, short, MODEL1, MODEL2) \
+ TEST_M##N (NAME, FN, ushort, MODEL1, MODEL2) \
+ TEST_M##N (NAME, FN, int, MODEL1, MODEL2) \
+ TEST_M##N (NAME, FN, uint, MODEL1, MODEL2) \
+ TEST_M##N (NAME, FN, longlong, MODEL1, MODEL2) \
+ TEST_M##N (NAME, FN, ulonglong, MODEL1, MODEL2) \
+ TEST_M##N (NAME, FN, int128, MODEL1, MODEL2) \
+ TEST_M##N (NAME, FN, uint128, MODEL1, MODEL2)
+
+/* Cross-product of models to test. */
+#define TEST_MODEL_M1(NAME, FN, N, M) \
+ TEST_TY (NAME##_relaxed, FN, N, M, __ATOMIC_RELAXED) \
+ TEST_TY (NAME##_consume, FN, N, M, __ATOMIC_CONSUME) \
+ TEST_TY (NAME##_acquire, FN, N, M, __ATOMIC_ACQUIRE) \
+ TEST_TY (NAME##_release, FN, N, M, __ATOMIC_RELEASE) \
+ TEST_TY (NAME##_acq_rel, FN, N, M, __ATOMIC_ACQ_REL) \
+ TEST_TY (NAME##_seq_cst, FN, N, M, __ATOMIC_SEQ_CST) \
+
+#define TEST_MODEL_M2(NAME, FN) \
+ TEST_MODEL_M1 (NAME##_relaxed, FN, 2, __ATOMIC_RELAXED) \
+ TEST_MODEL_M1 (NAME##_consume, FN, 2, __ATOMIC_CONSUME) \
+ TEST_MODEL_M1 (NAME##_acquire, FN, 2, __ATOMIC_ACQUIRE) \
+ TEST_MODEL_M1 (NAME##_release, FN, 2, __ATOMIC_RELEASE) \
+ TEST_MODEL_M1 (NAME##_acq_rel, FN, 2, __ATOMIC_ACQ_REL) \
+ TEST_MODEL_M1 (NAME##_seq_cst, FN, 2, __ATOMIC_SEQ_CST) \
+
+/* Expand functions for a cross-product of memory models and types. */
+#define TEST_TWO(NAME, FN) TEST_MODEL_M2 (NAME, FN)