diff options
| author | Kyrylo Tkachov <kyrylo.tkachov@arm.com> | 2021-04-26 12:01:33 +0100 |
|---|---|---|
| committer | Kyrylo Tkachov <kyrylo.tkachov@arm.com> | 2021-04-26 12:01:33 +0100 |
| commit | 5320d4e4af76120a402d0c5adef0d1bc92d66e40 (patch) | |
| tree | 00aaac7ebe37577629301e40f3a55c36c1893b84 /gcc | |
| parent | bf3040836f41f0d719e6ec53820a692c443469d5 (diff) | |
| download | gcc-5320d4e4af76120a402d0c5adef0d1bc92d66e40.zip gcc-5320d4e4af76120a402d0c5adef0d1bc92d66e40.tar.gz gcc-5320d4e4af76120a402d0c5adef0d1bc92d66e40.tar.bz2 | |
aarch64: Handle V4BF V8BF modes in vwcore attribute
While playing with other unrelated changes I hit an assemble-failure bug where
a pattern (one of the get_lane ones) that was using V4BF, V8BF as part of a
mode iterator and outputting registers with the vwcore attribute,
but there is no vwcore mapping for V4BF and V8BF.
This patch fixes that in the obvious way by adding the missing mappings
Bootstrapped and tested on aarch64-none-linux-gnu.
gcc/ChangeLog:
* config/aarch64/iterators.md (vwcore): Handle V4BF, V8BF.
Diffstat (limited to 'gcc')
| -rw-r--r-- | gcc/config/aarch64/iterators.md | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/gcc/config/aarch64/iterators.md b/gcc/config/aarch64/iterators.md index cac33ae..a3d895a 100644 --- a/gcc/config/aarch64/iterators.md +++ b/gcc/config/aarch64/iterators.md @@ -1364,6 +1364,7 @@ (V2SI "w") (V4SI "w") (DI "x") (V2DI "x") (V4HF "w") (V8HF "w") + (V4BF "w") (V8BF "w") (V2SF "w") (V4SF "w") (V2DF "x") (VNx16QI "w") (VNx8QI "w") (VNx4QI "w") (VNx2QI "w") |