diff options
author | Jozef Lawrynowicz <jozef.l@mittosystems.com> | 2018-05-30 23:26:03 +0000 |
---|---|---|
committer | Jeff Law <law@gcc.gnu.org> | 2018-05-30 17:26:03 -0600 |
commit | 525213a53dd2857c8b27aee31566e1827b27b1c9 (patch) | |
tree | ed66c98550dee1497b868319d700ebd327c63e2b /gcc | |
parent | bbdf026f43cf24f8101555713c129f8e61615472 (diff) | |
download | gcc-525213a53dd2857c8b27aee31566e1827b27b1c9.zip gcc-525213a53dd2857c8b27aee31566e1827b27b1c9.tar.gz gcc-525213a53dd2857c8b27aee31566e1827b27b1c9.tar.bz2 |
msp430.md: Remove erroneous subreg expression from zero_extendqisi2 insn pattern.
* gcc/config/msp430/msp430.md: Remove erroneous subreg expression from
zero_extendqisi2 insn pattern. Remove msp430x ISA restriction on
zero_extend{q,h}isi2.
From-SVN: r260981
Diffstat (limited to 'gcc')
-rw-r--r-- | gcc/ChangeLog | 6 | ||||
-rw-r--r-- | gcc/config/msp430/msp430.md | 6 |
2 files changed, 9 insertions, 3 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index fe9c1d8..137c4fb 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,9 @@ +2018-05-30 Jozef Lawrynowicz <jozef.l@mittosystems.com> + + * gcc/config/msp430/msp430.md: Remove erroneous subreg expression from + zero_extendqisi2 insn pattern. Remove msp430x ISA restriction on + zero_extend{q,h}isi2. + 2018-05-30 Borislav Petkov <bp@suse.de> * doc/extend.texi: Document some architecture specific diff --git a/gcc/config/msp430/msp430.md b/gcc/config/msp430/msp430.md index 869b9ee..614d375 100644 --- a/gcc/config/msp430/msp430.md +++ b/gcc/config/msp430/msp430.md @@ -619,15 +619,15 @@ (define_insn "zero_extendqisi2" [(set (match_operand:SI 0 "nonimmediate_operand" "=r") - (zero_extend:SI (subreg:HI (match_operand:QI 1 "nonimmediate_operand" "rm") 0)))] - "msp430x" + (zero_extend:SI (match_operand:QI 1 "nonimmediate_operand" "rm")))] + "" "MOV.B\t%1,%L0 { CLR\t%H0" ) (define_insn "zero_extendhisi2" [(set (match_operand:SI 0 "nonimmediate_operand" "=rm,r") (zero_extend:SI (match_operand:HI 1 "nonimmediate_operand" "0,r")))] - "msp430x" + "" "@ MOV.W\t#0,%H0 MOV.W\t%1,%L0 { MOV.W\t#0,%H0" |