diff options
author | Uros Bizjak <ubizjak@gmail.com> | 2019-07-18 21:59:55 +0200 |
---|---|---|
committer | Uros Bizjak <uros@gcc.gnu.org> | 2019-07-18 21:59:55 +0200 |
commit | 2737c5909faa91ef1b8e0cbf42158632c4ab597e (patch) | |
tree | 68b4ebfb8162e61b6953d20f2ff2c7d91a9ff3f2 /gcc | |
parent | 3f4ef678b4e701f9a702c6558993bc17460609b6 (diff) | |
download | gcc-2737c5909faa91ef1b8e0cbf42158632c4ab597e.zip gcc-2737c5909faa91ef1b8e0cbf42158632c4ab597e.tar.gz gcc-2737c5909faa91ef1b8e0cbf42158632c4ab597e.tar.bz2 |
i386.md (*addqi_2_slp): Remove.
* config/i386/i386.md (*addqi_2_slp): Remove.
(*<code>qi_2_slp): Ditto.
From-SVN: r273583
Diffstat (limited to 'gcc')
-rw-r--r-- | gcc/ChangeLog | 5 | ||||
-rw-r--r-- | gcc/config/i386/i386.md | 28 |
2 files changed, 5 insertions, 28 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index 55680d1..35e4f37 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,8 @@ +2019-07-18 Uroš Bizjak <ubizjak@gmail.com> + + * config/i386/i386.md (*addqi_2_slp): Remove. + (*<code>qi_2_slp): Ditto. + 2019-07-18 Michael Meissner <meissner@linux.ibm.com> * config/rs6000/predicates.md (prefixed_mem_operand): Call diff --git a/gcc/config/i386/i386.md b/gcc/config/i386/i386.md index 4fc0300..63f18d7 100644 --- a/gcc/config/i386/i386.md +++ b/gcc/config/i386/i386.md @@ -8723,20 +8723,6 @@ [(set_attr "type" "alu") (set_attr "mode" "<MODE>")]) -(define_insn "*andqi_2_slp" - [(set (reg FLAGS_REG) - (compare (and:QI (match_operand:QI 0 "nonimmediate_operand" "+qm,q") - (match_operand:QI 1 "nonimmediate_operand" "qn,m")) - (const_int 0))) - (set (strict_low_part (match_dup 0)) - (and:QI (match_dup 0) (match_dup 1)))] - "(!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun)) - && ix86_match_ccmode (insn, CCNOmode) - && !(MEM_P (operands[0]) && MEM_P (operands[1]))" - "and{b}\t{%1, %0|%0, %1}" - [(set_attr "type" "alu1") - (set_attr "mode" "QI")]) - (define_insn "andqi_ext_1" [(set (zero_extract:SI (match_operand 0 "ext_register_operand" "+Q,Q") (const_int 8) @@ -9155,20 +9141,6 @@ [(set_attr "type" "alu") (set_attr "mode" "SI")]) -(define_insn "*<code>qi_2_slp" - [(set (reg FLAGS_REG) - (compare (any_or:QI (match_operand:QI 0 "nonimmediate_operand" "+qm,q") - (match_operand:QI 1 "general_operand" "qn,m")) - (const_int 0))) - (set (strict_low_part (match_dup 0)) - (any_or:QI (match_dup 0) (match_dup 1)))] - "(!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun)) - && ix86_match_ccmode (insn, CCNOmode) - && !(MEM_P (operands[0]) && MEM_P (operands[1]))" - "<logic>{<imodesuffix>}\t{%2, %0|%0, %2}" - [(set_attr "type" "alu1") - (set_attr "mode" "QI")]) - (define_insn "*<code><mode>_3" [(set (reg FLAGS_REG) (compare (any_or:SWI |