aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorGeoff Keating <geoffk@cygnus.com>2000-03-24 01:03:24 +0000
committerGeoffrey Keating <geoffk@gcc.gnu.org>2000-03-24 01:03:24 +0000
commit1751425fc5a3a0b20db2b2fb21b39c8fb0b0d677 (patch)
treee2b02c229de9a88893c0d99ff6edfcdc17fec4c6 /gcc
parentcf92d7df1e41e30f234fb58ec575335113233a29 (diff)
downloadgcc-1751425fc5a3a0b20db2b2fb21b39c8fb0b0d677.zip
gcc-1751425fc5a3a0b20db2b2fb21b39c8fb0b0d677.tar.gz
gcc-1751425fc5a3a0b20db2b2fb21b39c8fb0b0d677.tar.bz2
rs6000.h (ARG_POINTER_CFA_OFFSET): New definition...
* config/rs6000/rs6000.h (ARG_POINTER_CFA_OFFSET): New definition, try to protect against middle-end changes that break binary compatibility. (DWARF_FRAME_REGISTERS): New definition, likewise for backend. From-SVN: r32719
Diffstat (limited to 'gcc')
-rw-r--r--gcc/ChangeLog7
-rw-r--r--gcc/config/rs6000/rs6000.h5
2 files changed, 12 insertions, 0 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index d4128b0..cad6cde 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,10 @@
+2000-03-23 Geoff Keating <geoffk@cygnus.com>
+
+ * config/rs6000/rs6000.h (ARG_POINTER_CFA_OFFSET): New definition,
+ try to protect against middle-end changes that break binary
+ compatibility.
+ (DWARF_FRAME_REGISTERS): New definition, likewise for backend.
+
2000-03-24 Michael Hayes <m.hayes@elec.canterbury.ac.nz>
* config/c4x/c4x.md (load_immed_address): Add DP reg clobber.
diff --git a/gcc/config/rs6000/rs6000.h b/gcc/config/rs6000/rs6000.h
index 9d3babd..dc872f1 100644
--- a/gcc/config/rs6000/rs6000.h
+++ b/gcc/config/rs6000/rs6000.h
@@ -2672,6 +2672,11 @@ do { \
#define INCOMING_RETURN_ADDR_RTX gen_rtx_REG (Pmode, LINK_REGISTER_REGNUM)
#define DWARF_FRAME_RETURN_COLUMN DWARF_FRAME_REGNUM (LINK_REGISTER_REGNUM)
+/* These values are set like this for backwards compatibility,
+ and can't be changed no matter how wrong they are :-(. */
+#define DWARF_FRAME_REGISTERS 77
+#define ARG_POINTER_CFA_OFFSET(FNDECL) 0
+
/* Define results of standard character escape sequences. */
#define TARGET_BELL 007
#define TARGET_BS 010