aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorStam Markianos-Wright <stam.markianos-wright@arm.com>2020-11-30 10:32:58 +0000
committerStam Markianos-Wright <stam.markianos-wright@arm.com>2020-11-30 10:36:26 +0000
commitdee11eb742484daa9efae64a4a2d62ebc751ca27 (patch)
tree49db544773277b242d453ea4fcd29e69708c1677 /gcc
parent4d87bd39bafae86747944b2f8c53fdbc43b8dac3 (diff)
downloadgcc-dee11eb742484daa9efae64a4a2d62ebc751ca27.zip
gcc-dee11eb742484daa9efae64a4a2d62ebc751ca27.tar.gz
gcc-dee11eb742484daa9efae64a4a2d62ebc751ca27.tar.bz2
[Obvious] arm: Fix test from failing on some targets [PR91816]
This recently submitted test was found to fail on some Cortex-M targets. This was because codegen on these CPUs would emit a ldr instead of a movw/movt pair, resulting in an overall smaller test (i.e. the branch wasn't as far) and the behaviour being tested for not being triggered. This commit doubles the size of the test to account for this. gcc/testsuite/ChangeLog: * gcc.target/arm/pr91816.c: New test.
Diffstat (limited to 'gcc')
-rw-r--r--gcc/testsuite/gcc.target/arm/pr91816.c5
1 files changed, 3 insertions, 2 deletions
diff --git a/gcc/testsuite/gcc.target/arm/pr91816.c b/gcc/testsuite/gcc.target/arm/pr91816.c
index b0a0ea1..f126914 100644
--- a/gcc/testsuite/gcc.target/arm/pr91816.c
+++ b/gcc/testsuite/gcc.target/arm/pr91816.c
@@ -11,6 +11,7 @@ int printf(const char *, ...);
#define HW3 HW2 HW2 HW2 HW2 HW2 HW2 HW2 HW2 HW2 HW2
#define HW4 HW3 HW3 HW3 HW3 HW3 HW3 HW3 HW3 HW3 HW3
#define HW5 HW4 HW4 HW4 HW4 HW4 HW4 HW4 HW4 HW4 HW4
+#define HW6 HW5 HW5
__attribute__((noinline,noclone)) void f1 (int a)
{
@@ -25,7 +26,7 @@ __attribute__((noinline,noclone)) void f2 (int a)
__attribute__((noinline,noclone)) void f3 (int a)
{
- if (a) { HW5 }
+ if (a) { HW6 }
}
__attribute__((noinline,noclone)) void f4 (int a)
@@ -41,7 +42,7 @@ __attribute__((noinline,noclone)) void f5 (int a)
__attribute__((noinline,noclone)) void f6 (int a)
{
- if (a == 1) { HW5 }
+ if (a == 1) { HW6 }
}