diff options
| author | Jeff Law <law@gcc.gnu.org> | 1998-08-14 14:10:11 -0600 |
|---|---|---|
| committer | Jeff Law <law@gcc.gnu.org> | 1998-08-14 14:10:11 -0600 |
| commit | af55143f03da797fa6fc1c40fa96d3555130ecb7 (patch) | |
| tree | 665e39412595ae8f47bdcaa6c28d190e016d3b86 /gcc | |
| parent | 0af444cc91480ef0a64b0675141a6fd724a99ee1 (diff) | |
| download | gcc-af55143f03da797fa6fc1c40fa96d3555130ecb7.zip gcc-af55143f03da797fa6fc1c40fa96d3555130ecb7.tar.gz gcc-af55143f03da797fa6fc1c40fa96d3555130ecb7.tar.bz2 | |
m68k.md (adddi_dilshr32): One of the operands must be a register.
(
* m68k.md (adddi_dilshr32): One of the operands must be a register.
(adddi_dishl32): Similarly.
From-SVN: r21739
Diffstat (limited to 'gcc')
| -rw-r--r-- | gcc/config/m68k/m68k.md | 12 |
1 files changed, 6 insertions, 6 deletions
diff --git a/gcc/config/m68k/m68k.md b/gcc/config/m68k/m68k.md index 07b13fe..de3c846 100644 --- a/gcc/config/m68k/m68k.md +++ b/gcc/config/m68k/m68k.md @@ -2095,13 +2095,13 @@ } ") (define_insn "adddi_dilshr32" - [(set (match_operand:DI 0 "general_operand" "=do") + [(set (match_operand:DI 0 "general_operand" "=d,o") ;; (plus:DI (match_operand:DI 2 "general_operand" "%0") ;; (lshiftrt:DI (match_operand:DI 1 "general_operand" "ro") ;; (const_int 32))))] - (plus:DI (lshiftrt:DI (match_operand:DI 1 "general_operand" "ro") + (plus:DI (lshiftrt:DI (match_operand:DI 1 "general_operand" "o,r") (const_int 32)) - (match_operand:DI 2 "general_operand" "0")))] + (match_operand:DI 2 "general_operand" "0,0")))] "" "* { @@ -2114,13 +2114,13 @@ } ") (define_insn "adddi_dishl32" - [(set (match_operand:DI 0 "general_operand" "=ro") + [(set (match_operand:DI 0 "general_operand" "=r,o") ;; (plus:DI (match_operand:DI 2 "general_operand" "%0") ;; (ashift:DI (match_operand:DI 1 "general_operand" "ro") ;; (const_int 32))))] - (plus:DI (ashift:DI (match_operand:DI 1 "general_operand" "ro") + (plus:DI (ashift:DI (match_operand:DI 1 "general_operand" "o,r") (const_int 32)) - (match_operand:DI 2 "general_operand" "0")))] + (match_operand:DI 2 "general_operand" "0,0")))] "" "* { |