diff options
| author | Juzhe-Zhong <juzhe.zhong@rivai.ai> | 2023-11-07 16:02:43 +0800 |
|---|---|---|
| committer | Lehua Ding <lehua.ding@rivai.ai> | 2023-11-07 16:40:33 +0800 |
| commit | ab7ccb91e592035261e1cac34d9815b6d58ca1bb (patch) | |
| tree | 0459067f8784946fe6f1bbc95da1eb6a8bfc9337 /gcc | |
| parent | a5a76c6f8795f8072e8005e5ada741b69c742198 (diff) | |
| download | gcc-ab7ccb91e592035261e1cac34d9815b6d58ca1bb.zip gcc-ab7ccb91e592035261e1cac34d9815b6d58ca1bb.tar.gz gcc-ab7ccb91e592035261e1cac34d9815b6d58ca1bb.tar.bz2 | |
RISC-V regression test: Fix FAIL bb-slp-cond-1.c for RVV
Previously, in this patch: https://gcc.gnu.org/pipermail/gcc-patches/2023-November/635392.html
I use vect64 && vect128 to represent both RVV and AMDGCN. However, it caused additional FAIL on ARM SVE.
I don't know why ARM SVE vect64 is set as true since their AdvSIMD is 128bit vector and they don't use 64bit vector.
So, here we leverage current AMDGCN solution, just add RISCV like AMDGCN.
gcc/testsuite/ChangeLog:
* gcc.dg/vect/bb-slp-cond-1.c: Add riscv.
Diffstat (limited to 'gcc')
| -rw-r--r-- | gcc/testsuite/gcc.dg/vect/bb-slp-cond-1.c | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/gcc/testsuite/gcc.dg/vect/bb-slp-cond-1.c b/gcc/testsuite/gcc.dg/vect/bb-slp-cond-1.c index c802442..4089eb5 100644 --- a/gcc/testsuite/gcc.dg/vect/bb-slp-cond-1.c +++ b/gcc/testsuite/gcc.dg/vect/bb-slp-cond-1.c @@ -47,6 +47,6 @@ int main () } /* { dg-final { scan-tree-dump {(no need for alias check [^\n]* when VF is 1|no alias between [^\n]* when [^\n]* is outside \(-16, 16\))} "vect" { target vect_element_align } } } */ -/* { dg-final { scan-tree-dump-times "loop vectorized" 1 "vect" { target { vect_element_align && { ! amdgcn-*-* } } } } } */ -/* { dg-final { scan-tree-dump-times "loop vectorized" 2 "vect" { target amdgcn-*-* } } } */ +/* { dg-final { scan-tree-dump-times "loop vectorized" 1 "vect" { target { vect_element_align && { ! { amdgcn-*-* riscv*-*-* } } } } } } */ +/* { dg-final { scan-tree-dump-times "loop vectorized" 2 "vect" { target { amdgcn-*-* riscv*-*-* } } } } */ |