diff options
| author | Sandra Loosemore <sandra@codesourcery.com> | 2012-08-16 20:47:05 -0400 |
|---|---|---|
| committer | Sandra Loosemore <sandra@gcc.gnu.org> | 2012-08-16 20:47:05 -0400 |
| commit | 85b5ba1aa32991616b3abec0ca0fffb094980623 (patch) | |
| tree | 959d83aa5f84fc50262f588f269b168d2612955f /gcc | |
| parent | 79cd6f1501b35eb2bb433110bde45a1a92b36962 (diff) | |
| download | gcc-85b5ba1aa32991616b3abec0ca0fffb094980623.zip gcc-85b5ba1aa32991616b3abec0ca0fffb094980623.tar.gz gcc-85b5ba1aa32991616b3abec0ca0fffb094980623.tar.bz2 | |
2012-08-16 Sandra Loosemore <sandra@codesourcery.com>
gcc/
* config/mips/mips-dsp.md (mips_dpau_h_qbl, mips_dpau_h_qbr)
(mips_dpsu_h_qbl, mips_dpsu_h_qbr, mips_dpaq_s_w_ph)
(mips_dpsq_s_w_ph, mips_mulsaq_s_w_ph, mips_dpaq_sa_l_w)
(mips_dpsq_sa_l_w, mips_maq_s_w_phl, mips_maq_s_w_phr)
(mips_maq_sa_w_phl, mips_maq_sa_w_phr): Add accum_in attribute.
From-SVN: r190464
Diffstat (limited to 'gcc')
| -rw-r--r-- | gcc/ChangeLog | 8 | ||||
| -rw-r--r-- | gcc/config/mips/mips-dsp.md | 13 |
2 files changed, 21 insertions, 0 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index e25ed3c..b215785 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,11 @@ +2012-08-16 Sandra Loosemore <sandra@codesourcery.com> + + * config/mips/mips-dsp.md (mips_dpau_h_qbl, mips_dpau_h_qbr) + (mips_dpsu_h_qbl, mips_dpsu_h_qbr, mips_dpaq_s_w_ph) + (mips_dpsq_s_w_ph, mips_mulsaq_s_w_ph, mips_dpaq_sa_l_w) + (mips_dpsq_sa_l_w, mips_maq_s_w_phl, mips_maq_s_w_phr) + (mips_maq_sa_w_phl, mips_maq_sa_w_phr): Add accum_in attribute. + 2012-08-16 Oleg Endo <olegendo@gcc.gnu.org> PR target/54236 diff --git a/gcc/config/mips/mips-dsp.md b/gcc/config/mips/mips-dsp.md index 3c23448..4d9bcd5 100644 --- a/gcc/config/mips/mips-dsp.md +++ b/gcc/config/mips/mips-dsp.md @@ -570,6 +570,7 @@ "ISA_HAS_DSP && !TARGET_64BIT" "dpau.h.qbl\t%q0,%2,%3" [(set_attr "type" "dspmac") + (set_attr "accum_in" "1") (set_attr "mode" "SI")]) (define_insn "mips_dpau_h_qbr" @@ -581,6 +582,7 @@ "ISA_HAS_DSP && !TARGET_64BIT" "dpau.h.qbr\t%q0,%2,%3" [(set_attr "type" "dspmac") + (set_attr "accum_in" "1") (set_attr "mode" "SI")]) ;; DPSU* @@ -593,6 +595,7 @@ "ISA_HAS_DSP && !TARGET_64BIT" "dpsu.h.qbl\t%q0,%2,%3" [(set_attr "type" "dspmac") + (set_attr "accum_in" "1") (set_attr "mode" "SI")]) (define_insn "mips_dpsu_h_qbr" @@ -604,6 +607,7 @@ "ISA_HAS_DSP && !TARGET_64BIT" "dpsu.h.qbr\t%q0,%2,%3" [(set_attr "type" "dspmac") + (set_attr "accum_in" "1") (set_attr "mode" "SI")]) ;; DPAQ* @@ -620,6 +624,7 @@ "ISA_HAS_DSP && !TARGET_64BIT" "dpaq_s.w.ph\t%q0,%2,%3" [(set_attr "type" "dspmac") + (set_attr "accum_in" "1") (set_attr "mode" "SI")]) ;; DPSQ* @@ -636,6 +641,7 @@ "ISA_HAS_DSP && !TARGET_64BIT" "dpsq_s.w.ph\t%q0,%2,%3" [(set_attr "type" "dspmac") + (set_attr "accum_in" "1") (set_attr "mode" "SI")]) ;; MULSAQ* @@ -652,6 +658,7 @@ "ISA_HAS_DSP && !TARGET_64BIT" "mulsaq_s.w.ph\t%q0,%2,%3" [(set_attr "type" "dspmac") + (set_attr "accum_in" "1") (set_attr "mode" "SI")]) ;; DPAQ* @@ -668,6 +675,7 @@ "ISA_HAS_DSP && !TARGET_64BIT" "dpaq_sa.l.w\t%q0,%2,%3" [(set_attr "type" "dspmacsat") + (set_attr "accum_in" "1") (set_attr "mode" "SI")]) ;; DPSQ* @@ -684,6 +692,7 @@ "ISA_HAS_DSP && !TARGET_64BIT" "dpsq_sa.l.w\t%q0,%2,%3" [(set_attr "type" "dspmacsat") + (set_attr "accum_in" "1") (set_attr "mode" "SI")]) ;; MAQ* @@ -700,6 +709,7 @@ "ISA_HAS_DSP && !TARGET_64BIT" "maq_s.w.phl\t%q0,%2,%3" [(set_attr "type" "dspmac") + (set_attr "accum_in" "1") (set_attr "mode" "SI")]) (define_insn "mips_maq_s_w_phr" @@ -715,6 +725,7 @@ "ISA_HAS_DSP && !TARGET_64BIT" "maq_s.w.phr\t%q0,%2,%3" [(set_attr "type" "dspmac") + (set_attr "accum_in" "1") (set_attr "mode" "SI")]) ;; MAQ_SA* @@ -731,6 +742,7 @@ "ISA_HAS_DSP && !TARGET_64BIT" "maq_sa.w.phl\t%q0,%2,%3" [(set_attr "type" "dspmacsat") + (set_attr "accum_in" "1") (set_attr "mode" "SI")]) (define_insn "mips_maq_sa_w_phr" @@ -746,6 +758,7 @@ "ISA_HAS_DSP && !TARGET_64BIT" "maq_sa.w.phr\t%q0,%2,%3" [(set_attr "type" "dspmacsat") + (set_attr "accum_in" "1") (set_attr "mode" "SI")]) ;; Table 2-4. MIPS DSP ASE Instructions: General Bit/Manipulation |