diff options
| author | Julian Brown <julian@codesourcery.com> | 2009-11-24 13:35:26 +0000 |
|---|---|---|
| committer | Julian Brown <jules@gcc.gnu.org> | 2009-11-24 13:35:26 +0000 |
| commit | 854b8a40570fee8d8c22acf21355a8ab88f17557 (patch) | |
| tree | 37dea275a5d0e0a729313bf1ef1fcc97dcb54d8b /gcc | |
| parent | 2d8882865f812124cce403d0a28d372dd6d712b2 (diff) | |
| download | gcc-854b8a40570fee8d8c22acf21355a8ab88f17557.zip gcc-854b8a40570fee8d8c22acf21355a8ab88f17557.tar.gz gcc-854b8a40570fee8d8c22acf21355a8ab88f17557.tar.bz2 | |
arm.c (TARGET_DWARF_REGISTER_SPAN): Define.
gcc/
* config/arm/arm.c (TARGET_DWARF_REGISTER_SPAN): Define.
(arm_dwarf_register_span): New function.
(arm_dbx_register_number): Add VFPv3 dwarf numbering.
Co-Authored-By: Paul Brook <paul@codesourcery.com>
From-SVN: r154497
Diffstat (limited to 'gcc')
| -rw-r--r-- | gcc/ChangeLog | 7 | ||||
| -rw-r--r-- | gcc/config/arm/arm.c | 46 |
2 files changed, 51 insertions, 2 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index 87eed98..2b0e478 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,10 @@ +2009-11-24 Julian Brown <julian@codesourcery.com> + Paul Brook <paul@codesourcery.com> + + * config/arm/arm.c (TARGET_DWARF_REGISTER_SPAN): Define. + (arm_dwarf_register_span): New function. + (arm_dbx_register_number): Add VFPv3 dwarf numbering. + 2009-11-24 David Binderman <dcb314@hotmail.com> * cfgrtl.c (commit_one_edge_insertion): Remove set but not used diff --git a/gcc/config/arm/arm.c b/gcc/config/arm/arm.c index 289f27a..b9213eb 100644 --- a/gcc/config/arm/arm.c +++ b/gcc/config/arm/arm.c @@ -191,6 +191,7 @@ static void arm_unwind_emit (FILE *, rtx); static bool arm_output_ttype (rtx); #endif static void arm_dwarf_handle_frame_unspec (const char *, rtx, int); +static rtx arm_dwarf_register_span (rtx); static tree arm_cxx_guard_type (void); static bool arm_cxx_guard_mask_bit (void); @@ -438,6 +439,9 @@ static const struct attribute_spec arm_attribute_table[] = #undef TARGET_DWARF_HANDLE_FRAME_UNSPEC #define TARGET_DWARF_HANDLE_FRAME_UNSPEC arm_dwarf_handle_frame_unspec +#undef TARGET_DWARF_REGISTER_SPAN +#define TARGET_DWARF_REGISTER_SPAN arm_dwarf_register_span + #undef TARGET_CANNOT_COPY_INSN_P #define TARGET_CANNOT_COPY_INSN_P arm_cannot_copy_insn_p @@ -20752,9 +20756,14 @@ arm_dbx_register_number (unsigned int regno) if (IS_FPA_REGNUM (regno)) return (TARGET_AAPCS_BASED ? 96 : 16) + regno - FIRST_FPA_REGNUM; - /* FIXME: VFPv3 register numbering. */ if (IS_VFP_REGNUM (regno)) - return 64 + regno - FIRST_VFP_REGNUM; + { + /* See comment in arm_dwarf_register_span. */ + if (VFP_REGNO_OK_FOR_SINGLE (regno)) + return 64 + regno - FIRST_VFP_REGNUM; + else + return 256 + (regno - FIRST_VFP_REGNUM) / 2; + } if (IS_IWMMXT_GR_REGNUM (regno)) return 104 + regno - FIRST_IWMMXT_GR_REGNUM; @@ -20765,6 +20774,39 @@ arm_dbx_register_number (unsigned int regno) gcc_unreachable (); } +/* Dwarf models VFPv3 registers as 32 64-bit registers. + GCC models tham as 64 32-bit registers, so we need to describe this to + the DWARF generation code. Other registers can use the default. */ +static rtx +arm_dwarf_register_span (rtx rtl) +{ + unsigned regno; + int nregs; + int i; + rtx p; + + regno = REGNO (rtl); + if (!IS_VFP_REGNUM (regno)) + return NULL_RTX; + + /* XXX FIXME: The EABI defines two VFP register ranges: + 64-95: Legacy VFPv2 numbering for S0-S31 (obsolescent) + 256-287: D0-D31 + The recommended encoding for S0-S31 is a DW_OP_bit_piece of the + corresponding D register. Until GDB supports this, we shall use the + legacy encodings. We also use these encodings for D0-D15 for + compatibility with older debuggers. */ + if (VFP_REGNO_OK_FOR_SINGLE (regno)) + return NULL_RTX; + + nregs = GET_MODE_SIZE (GET_MODE (rtl)) / 8; + p = gen_rtx_PARALLEL (VOIDmode, rtvec_alloc (nregs)); + regno = (regno - FIRST_VFP_REGNUM) / 2; + for (i = 0; i < nregs; i++) + XVECEXP (p, 0, i) = gen_rtx_REG (DImode, 256 + regno + i); + + return p; +} #ifdef TARGET_UNWIND_INFO /* Emit unwind directives for a store-multiple instruction or stack pointer |