diff options
| author | Aldy Hernandez <aldyh@redhat.com> | 2004-05-11 03:29:57 +0000 |
|---|---|---|
| committer | Aldy Hernandez <aldyh@gcc.gnu.org> | 2004-05-11 03:29:57 +0000 |
| commit | 39302b6a85456370f201fbf1acc9fd6c3bcf6841 (patch) | |
| tree | e62ea100b7a332d3bfdc37233e1f523565cbf0a5 /gcc | |
| parent | 3dc85d39ff7c3dd9305756936305730fdd6ea630 (diff) | |
| download | gcc-39302b6a85456370f201fbf1acc9fd6c3bcf6841.zip gcc-39302b6a85456370f201fbf1acc9fd6c3bcf6841.tar.gz gcc-39302b6a85456370f201fbf1acc9fd6c3bcf6841.tar.bz2 | |
altivec.md ("one_cmplv16qi2"): Change vnot to vnor.
* config/rs6000/altivec.md ("one_cmplv16qi2"): Change vnot to
vnor.
("one_cmplv8hi2"): Same.
("one_cmplv4si2"): Same.
From-SVN: r81693
Diffstat (limited to 'gcc')
| -rw-r--r-- | gcc/ChangeLog | 7 | ||||
| -rw-r--r-- | gcc/config/rs6000/altivec.md | 6 |
2 files changed, 10 insertions, 3 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index c8a73c2..ecabeeb 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,10 @@ +2004-05-10 Aldy Hernandez <aldyh@redhat.com> + + * config/rs6000/altivec.md ("one_cmplv16qi2"): Change vnot to + vnor. + ("one_cmplv8hi2"): Same. + ("one_cmplv4si2"): Same. + 2004-05-10 Kaz Kojima <kkojima@gcc.gnu.org> PR target/15130 diff --git a/gcc/config/rs6000/altivec.md b/gcc/config/rs6000/altivec.md index 3e27a1b..83944b8 100644 --- a/gcc/config/rs6000/altivec.md +++ b/gcc/config/rs6000/altivec.md @@ -999,21 +999,21 @@ [(set (match_operand:V16QI 0 "register_operand" "=v") (not:V16QI (match_operand:V16QI 1 "register_operand" "v")))] "TARGET_ALTIVEC" - "vnot %0,%1" + "vnor %0,%1,%1" [(set_attr "type" "vecsimple")]) (define_insn "one_cmplv8hi2" [(set (match_operand:V8HI 0 "register_operand" "=v") (not:V8HI (match_operand:V8HI 1 "register_operand" "v")))] "TARGET_ALTIVEC" - "vnot %0,%1" + "vnor %0,%1,%1" [(set_attr "type" "vecsimple")]) (define_insn "one_cmplv4si2" [(set (match_operand:V4SI 0 "register_operand" "=v") (not:V4SI (match_operand:V4SI 1 "register_operand" "v")))] "TARGET_ALTIVEC" - "vnot %0,%1" + "vnor %0,%1,%1" [(set_attr "type" "vecsimple")]) (define_insn "iorv16qi3" |