diff options
author | Christoph Müllner <christoph.muellner@vrull.eu> | 2022-12-05 14:03:36 +0100 |
---|---|---|
committer | Philipp Tomsich <philipp.tomsich@vrull.eu> | 2022-12-27 20:49:43 +0100 |
commit | 3895dd7675197167789e3b346057be417eede943 (patch) | |
tree | 5dffe5c4118bdb23267c4bd57fee0cfcb742d563 /gcc | |
parent | b0a32b6e1b971ad9bfa97599d54f837fd16981dd (diff) | |
download | gcc-3895dd7675197167789e3b346057be417eede943.zip gcc-3895dd7675197167789e3b346057be417eede943.tar.gz gcc-3895dd7675197167789e3b346057be417eede943.tar.bz2 |
riscv: attr: Synchronize comments with code
The comment above the enumeration of existing attributes got out of
order and a few entries were forgotten.
This patch synchronizes the comments according to the list.
This commit does not include any functional change.
gcc/ChangeLog:
* config/riscv/riscv.md: Sync comments with code.
Signed-off-by: Christoph Müllner <christoph.muellner@vrull.eu>
Diffstat (limited to 'gcc')
-rw-r--r-- | gcc/config/riscv/riscv.md | 5 |
1 files changed, 4 insertions, 1 deletions
diff --git a/gcc/config/riscv/riscv.md b/gcc/config/riscv/riscv.md index df57e2b..a8bb331 100644 --- a/gcc/config/riscv/riscv.md +++ b/gcc/config/riscv/riscv.md @@ -220,7 +220,6 @@ ;; mfc transfer from coprocessor ;; const load constant ;; arith integer arithmetic instructions -;; auipc integer addition to PC ;; logical integer logical instructions ;; shift integer shift instructions ;; slt set less than instructions @@ -236,9 +235,13 @@ ;; fcvt floating point convert ;; fsqrt floating point square root ;; multi multiword sequence (or user asm statements) +;; auipc integer addition to PC +;; sfb_alu SFB ALU instruction ;; nop no operation ;; ghost an instruction that produces no real code ;; bitmanip bit manipulation instructions +;; rotate rotation instructions +;; atomic atomic instructions ;; Classification of RVV instructions which will be added to each RVV .md pattern and used by scheduler. ;; rdvlenb vector byte length vlenb csrr read ;; rdvl vector length vl csrr read |