diff options
| author | liuhongt <hongtao.liu@intel.com> | 2023-01-28 22:27:17 +0800 |
|---|---|---|
| committer | liuhongt <hongtao.liu@intel.com> | 2023-01-30 09:35:04 +0800 |
| commit | 29ecb952d8c5ee4c6affa113dc47f56d95371961 (patch) | |
| tree | 892c4444db6c68b30314d5dcc313770207767649 /gcc | |
| parent | 6357588d10ceeec805506508c0fb10ff30798e38 (diff) | |
| download | gcc-29ecb952d8c5ee4c6affa113dc47f56d95371961.zip gcc-29ecb952d8c5ee4c6affa113dc47f56d95371961.tar.gz gcc-29ecb952d8c5ee4c6affa113dc47f56d95371961.tar.bz2 | |
Change AVX512FP16 to AVX512-FP16 in the document.
The official name is AVX512-FP16.
gcc/ChangeLog:
* config/i386/i386.opt: Change AVX512FP16 to AVX512-FP16.
* doc/invoke.texi: Ditto.
Diffstat (limited to 'gcc')
| -rw-r--r-- | gcc/config/i386/i386.opt | 2 | ||||
| -rw-r--r-- | gcc/doc/invoke.texi | 6 |
2 files changed, 4 insertions, 4 deletions
diff --git a/gcc/config/i386/i386.opt b/gcc/config/i386/i386.opt index feeb7de..7d57f61 100644 --- a/gcc/config/i386/i386.opt +++ b/gcc/config/i386/i386.opt @@ -1209,7 +1209,7 @@ Support MWAIT and MONITOR built-in functions and code generation. mavx512fp16 Target Mask(ISA2_AVX512FP16) Var(ix86_isa_flags2) Save -Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2, AVX512F and AVX512FP16 built-in functions and code generation. +Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2, AVX512F and AVX512-FP16 built-in functions and code generation. mdirect-extern-access Target Var(ix86_direct_extern_access) Init(1) diff --git a/gcc/doc/invoke.texi b/gcc/doc/invoke.texi index 6e3f5bf8..d12f318 100644 --- a/gcc/doc/invoke.texi +++ b/gcc/doc/invoke.texi @@ -32336,7 +32336,7 @@ AES, CLFLUSHOPT, XSAVEC, XSAVES, SGX, AVX512F, AVX512VL, AVX512BW, AVX512DQ, AVX512CD, PKU, AVX512VBMI, AVX512IFMA, SHA, AVX512VNNI, GFNI, VAES, AVX512VBMI2, VPCLMULQDQ, AVX512BITALG, RDPID, AVX512VPOPCNTDQ, PCONFIG, WBNOINVD, CLWB, MOVDIRI, MOVDIR64B, ENQCMD, CLDEMOTE, PTWRITE, WAITPKG, SERIALIZE, TSXLDTRK, -UINTR, AMX-BF16, AMX-TILE, AMX-INT8, AVX-VNNI, AVX512FP16 and AVX512BF16 +UINTR, AMX-BF16, AMX-TILE, AMX-INT8, AVX-VNNI, AVX512-FP16 and AVX512BF16 instruction set support. @item alderlake @@ -32363,7 +32363,7 @@ AES, CLFLUSHOPT, XSAVEC, XSAVES, SGX, AVX512F, AVX512VL, AVX512BW, AVX512DQ, AVX512CD, PKU, AVX512VBMI, AVX512IFMA, SHA, AVX512VNNI, GFNI, VAES, AVX512VBMI2, VPCLMULQDQ, AVX512BITALG, RDPID, AVX512VPOPCNTDQ, PCONFIG, WBNOINVD, CLWB, MOVDIRI, MOVDIR64B, AVX512VP2INTERSECT, ENQCMD, CLDEMOTE, PTWRITE, WAITPKG, -SERIALIZE, TSXLDTRK, UINTR, AMX-BF16, AMX-TILE, AMX-INT8, AVX-VNNI, AVX512FP16, +SERIALIZE, TSXLDTRK, UINTR, AMX-BF16, AMX-TILE, AMX-INT8, AVX-VNNI, AVX512-FP16, AVX512BF16, AMX-FP16 and PREFETCHI instruction set support. @item k6 @@ -33229,7 +33229,7 @@ WBNOINVD, FMA4, PREFETCHW, RDPID, PREFETCHWT1, RDSEED, SGX, XOP, LWP, XSAVEOPT, XSAVEC, XSAVES, RTM, HLE, TBM, MWAITX, CLZERO, PKU, AVX512VBMI2, GFNI, VAES, WAITPKG, VPCLMULQDQ, AVX512BITALG, MOVDIRI, MOVDIR64B, AVX512BF16, ENQCMD, AVX512VPOPCNTDQ, AVX5124FMAPS, AVX512VNNI, AVX5124VNNIW, SERIALIZE, -UINTR, HRESET, AMXTILE, AMXINT8, AMXBF16, KL, WIDEKL, AVXVNNI, AVX512FP16, +UINTR, HRESET, AMXTILE, AMXINT8, AMXBF16, KL, WIDEKL, AVXVNNI, AVX512-FP16, AVXIFMA, AVXVNNIINT8, AVXNECONVERT, CMPCCXADD, AMX-FP16, PREFETCHI, RAOINT or CLDEMOTE extended instruction sets. Each has a corresponding @option{-mno-} option to disable use of these instructions. |