diff options
author | Szabolcs Nagy <szabolcs.nagy@arm.com> | 2018-01-26 10:46:56 +0000 |
---|---|---|
committer | Szabolcs Nagy <nsz@gcc.gnu.org> | 2018-01-26 10:46:56 +0000 |
commit | 0547173960db190acc75e7017bf8d2e89706a5ee (patch) | |
tree | c43ae884cf6a4bff209b7149360313960b16e889 /gcc | |
parent | 5b55e6e333c97aaefc1db6c9d8411de578d05614 (diff) | |
download | gcc-0547173960db190acc75e7017bf8d2e89706a5ee.zip gcc-0547173960db190acc75e7017bf8d2e89706a5ee.tar.gz gcc-0547173960db190acc75e7017bf8d2e89706a5ee.tar.bz2 |
Fix gcc.target/aarch64/sve/peel_ind_1.c for -mcmodel=tiny
gcc/testsuite/ChangeLog:
2018-01-26 Szabolcs Nagy <szabolcs.nagy@arm.com>
* gcc.target/aarch64/sve/peel_ind_1.c: Match (adrp|adr) in scan-assembler.
* gcc.target/aarch64/sve/peel_ind_2.c: Likewise.
* gcc.target/aarch64/sve/peel_ind_3.c: Likewise.
From-SVN: r257078
Diffstat (limited to 'gcc')
-rw-r--r-- | gcc/testsuite/ChangeLog | 6 | ||||
-rw-r--r-- | gcc/testsuite/gcc.target/aarch64/sve/peel_ind_1.c | 2 | ||||
-rw-r--r-- | gcc/testsuite/gcc.target/aarch64/sve/peel_ind_2.c | 2 | ||||
-rw-r--r-- | gcc/testsuite/gcc.target/aarch64/sve/peel_ind_3.c | 2 |
4 files changed, 9 insertions, 3 deletions
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog index 5df5351..2402caa 100644 --- a/gcc/testsuite/ChangeLog +++ b/gcc/testsuite/ChangeLog @@ -1,3 +1,9 @@ +2018-01-26 Szabolcs Nagy <szabolcs.nagy@arm.com> + + * gcc.target/aarch64/sve/peel_ind_1.c: Match (adrp|adr) in scan-assembler. + * gcc.target/aarch64/sve/peel_ind_2.c: Likewise. + * gcc.target/aarch64/sve/peel_ind_3.c: Likewise. + 2018-01-26 Richard Biener <rguenther@suse.de> PR tree-optimization/81082 diff --git a/gcc/testsuite/gcc.target/aarch64/sve/peel_ind_1.c b/gcc/testsuite/gcc.target/aarch64/sve/peel_ind_1.c index 8640264..a064c33 100644 --- a/gcc/testsuite/gcc.target/aarch64/sve/peel_ind_1.c +++ b/gcc/testsuite/gcc.target/aarch64/sve/peel_ind_1.c @@ -21,7 +21,7 @@ foo (void) } /* We should operate on aligned vectors. */ -/* { dg-final { scan-assembler {\tadrp\tx[0-9]+, x\n} } } */ +/* { dg-final { scan-assembler {\t(adrp|adr)\tx[0-9]+, x\n} } } */ /* We should use an induction that starts at -5, with only the last 7 elements of the first iteration being active. */ /* { dg-final { scan-assembler {\tindex\tz[0-9]+\.s, #-5, #5\n} } } */ diff --git a/gcc/testsuite/gcc.target/aarch64/sve/peel_ind_2.c b/gcc/testsuite/gcc.target/aarch64/sve/peel_ind_2.c index 2bfc09a..f2113be 100644 --- a/gcc/testsuite/gcc.target/aarch64/sve/peel_ind_2.c +++ b/gcc/testsuite/gcc.target/aarch64/sve/peel_ind_2.c @@ -17,6 +17,6 @@ foo (void) } /* We should operate on aligned vectors. */ -/* { dg-final { scan-assembler {\tadrp\tx[0-9]+, x\n} } } */ +/* { dg-final { scan-assembler {\t(adrp|adr)\tx[0-9]+, x\n} } } */ /* We should unroll the loop three times. */ /* { dg-final { scan-assembler-times "\tst1w\t" 3 } } */ diff --git a/gcc/testsuite/gcc.target/aarch64/sve/peel_ind_3.c b/gcc/testsuite/gcc.target/aarch64/sve/peel_ind_3.c index 8364dc6..441589e 100644 --- a/gcc/testsuite/gcc.target/aarch64/sve/peel_ind_3.c +++ b/gcc/testsuite/gcc.target/aarch64/sve/peel_ind_3.c @@ -17,5 +17,5 @@ foo (int start) } /* We should operate on aligned vectors. */ -/* { dg-final { scan-assembler {\tadrp\tx[0-9]+, x\n} } } */ +/* { dg-final { scan-assembler {\t(adrp|adr)\tx[0-9]+, x\n} } } */ /* { dg-final { scan-assembler {\tubfx\t} } } */ |