aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorRichard Henderson <rth@cygnus.com>1999-10-15 01:25:13 -0700
committerRichard Henderson <rth@gcc.gnu.org>1999-10-15 01:25:13 -0700
commite57ad0c81569d506af52ff39efd2fcd9719ef53a (patch)
tree63771e43026ea29a9135196c6e0c4c161df87852 /gcc
parentc1edba58ebd4f18a58875a6f5932b8f0508bff54 (diff)
downloadgcc-e57ad0c81569d506af52ff39efd2fcd9719ef53a.zip
gcc-e57ad0c81569d506af52ff39efd2fcd9719ef53a.tar.gz
gcc-e57ad0c81569d506af52ff39efd2fcd9719ef53a.tar.bz2
sparc.md (movsf_const_intreg): Revert last constraint change.
* sparc.md (movsf_const_intreg): Revert last constraint change. (movdf_const_intreg_sp32): Likewise. From-SVN: r30015
Diffstat (limited to 'gcc')
-rw-r--r--gcc/ChangeLog5
-rw-r--r--gcc/config/sparc/sparc.md11
2 files changed, 11 insertions, 5 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index 6ee8c4f..2e9aacb 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,8 @@
+Fri Oct 15 01:20:52 1999 Richard Henderson <rth@cygnus.com>
+
+ * sparc.md (movsf_const_intreg): Revert last constraint change.
+ (movdf_const_intreg_sp32): Likewise.
+
Fri Oct 15 01:47:51 1999 Vladimir Makarov <vmakarov@loony.cygnus.com>
* cse.c: Include hashtab.h instead of splay-tree.h
diff --git a/gcc/config/sparc/sparc.md b/gcc/config/sparc/sparc.md
index bdfebef..c93f5eb 100644
--- a/gcc/config/sparc/sparc.md
+++ b/gcc/config/sparc/sparc.md
@@ -2744,8 +2744,8 @@
(set_attr "length" "1")])
(define_insn "*movsf_const_intreg"
- [(set (match_operand:SF 0 "register_operand" "=fr")
- (match_operand:SF 1 "const_double_operand" "F"))]
+ [(set (match_operand:SF 0 "register_operand" "=f,r")
+ (match_operand:SF 1 "const_double_operand" "m,F"))]
"TARGET_FPU"
"*
{
@@ -2912,14 +2912,15 @@
(set_attr "length" "1")])
(define_insn "*movdf_const_intreg_sp32"
- [(set (match_operand:DF 0 "register_operand" "=e,r")
- (match_operand:DF 1 "const_double_operand" "T,F"))]
+ [(set (match_operand:DF 0 "register_operand" "=e,e,r")
+ (match_operand:DF 1 "const_double_operand" "T,o,F"))]
"TARGET_FPU && ! TARGET_ARCH64"
"@
ldd\\t%1, %0
+ #
#"
[(set_attr "type" "move")
- (set_attr "length" "1,2")])
+ (set_attr "length" "1,2,2")])
;; Now that we redo life analysis with a clean slate after
;; instruction splitting for sched2 this can work.