aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorJan Beulich <jbeulich@novell.com>2008-03-31 07:53:48 +0000
committerJan Beulich <jbeulich@gcc.gnu.org>2008-03-31 07:53:48 +0000
commit4e483a224bee8280b1233e2831dcd49dfb5c2419 (patch)
tree33acedc330af1e81b1c928c7039a9c195f2c8816 /gcc
parent5b6a73c3ece1f92002771f2ca7c3bb4a3fbfa424 (diff)
downloadgcc-4e483a224bee8280b1233e2831dcd49dfb5c2419.zip
gcc-4e483a224bee8280b1233e2831dcd49dfb5c2419.tar.gz
gcc-4e483a224bee8280b1233e2831dcd49dfb5c2419.tar.bz2
constraints.md: Add 'j' constraint.
gcc/ 2008-03-31 Jan Beulich <jbeulich@novell.com> * config/ia64/constraints.md: Add 'j' constraint. * config/ia64/ia64.md (movsi_internal): Add addp4 case. (movdi_internal): Likewise. From-SVN: r133748
Diffstat (limited to 'gcc')
-rw-r--r--gcc/ChangeLog6
-rw-r--r--gcc/config/ia64/constraints.md6
-rw-r--r--gcc/config/ia64/ia64.md14
3 files changed, 20 insertions, 6 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index d278b6c..6568174 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,9 @@
+2008-03-31 Jan Beulich <jbeulich@novell.com>
+
+ * config/ia64/constraints.md: Add 'j' constraint.
+ * config/ia64/ia64.md (movsi_internal): Add addp4 case.
+ (movdi_internal): Likewise.
+
2008-03-30 Volker Reichelt <v.reichelt@netcologne.de>
PR c/35748
diff --git a/gcc/config/ia64/constraints.md b/gcc/config/ia64/constraints.md
index 0e6c232..0c24536 100644
--- a/gcc/config/ia64/constraints.md
+++ b/gcc/config/ia64/constraints.md
@@ -52,6 +52,12 @@
(and (match_code "const_int")
(match_test "(unsigned HOST_WIDE_INT)ival + 0x200000 < 0x400000")))
+(define_constraint "j"
+ "(2**32-2**13)..(2**32-1) for addp4 instructions"
+ (and (match_code "const_int")
+ (match_test "(unsigned HOST_WIDE_INT)ival >= 0xffffe000
+ && (unsigned HOST_WIDE_INT)ival <= 0xffffffff")))
+
(define_constraint "K"
"8 bit signed immediate for logical instructions"
(and (match_code "const_int")
diff --git a/gcc/config/ia64/ia64.md b/gcc/config/ia64/ia64.md
index 52f26aa..ff2bfc8 100644
--- a/gcc/config/ia64/ia64.md
+++ b/gcc/config/ia64/ia64.md
@@ -322,12 +322,13 @@
})
(define_insn "*movsi_internal"
- [(set (match_operand:SI 0 "destination_operand" "=r,r,r,r, m, r,*f,*f, r,*d")
- (match_operand:SI 1 "move_operand" "rO,J,i,m,rO,*f,rO,*f,*d,rK"))]
+ [(set (match_operand:SI 0 "destination_operand" "=r,r,r,r,r, m, r,*f,*f, r,*d")
+ (match_operand:SI 1 "move_operand" "rO,J,j,i,m,rO,*f,rO,*f,*d,rK"))]
"ia64_move_ok (operands[0], operands[1])"
"@
mov %0 = %r1
addl %0 = %1, r0
+ addp4 %0 = %1 - 0x100000000, r0
movl %0 = %1
ld4%O1 %0 = %1%P1
st4%Q0 %0 = %r1%P0
@@ -337,7 +338,7 @@
mov %0 = %1
mov %0 = %r1"
;; frar_m, toar_m ??? why not frar_i and toar_i
- [(set_attr "itanium_class" "ialu,ialu,long_i,ld,st,frfr,tofr,fmisc,frar_m,toar_m")])
+ [(set_attr "itanium_class" "ialu,ialu,ialu,long_i,ld,st,frfr,tofr,fmisc,frar_m,toar_m")])
(define_expand "movdi"
[(set (match_operand:DI 0 "general_operand" "")
@@ -352,14 +353,15 @@
(define_insn "*movdi_internal"
[(set (match_operand:DI 0 "destination_operand"
- "=r,r,r,r, m, r,*f,*f,*f, Q, r,*b, r,*e, r,*d, r,*c")
+ "=r,r,r,r,r, m, r,*f,*f,*f, Q, r,*b, r,*e, r,*d, r,*c")
(match_operand:DI 1 "move_operand"
- "rO,JT,i,m,rO,*f,rO,*f, Q,*f,*b,rO,*e,rK,*d,rK,*c,rO"))]
+ "rO,JT,j,i,m,rO,*f,rO,*f, Q,*f,*b,rO,*e,rK,*d,rK,*c,rO"))]
"ia64_move_ok (operands[0], operands[1])"
{
static const char * const alt[] = {
"%,mov %0 = %r1",
"%,addl %0 = %1, r0",
+ "%,addp4 %0 = %1 - 0x100000000, r0",
"%,movl %0 = %1",
"%,ld8%O1 %0 = %1%P1",
"%,st8%Q0 %0 = %r1%P0",
@@ -383,7 +385,7 @@
return alt[which_alternative];
}
- [(set_attr "itanium_class" "ialu,ialu,long_i,ld,st,frfr,tofr,fmisc,fld,stf,frbr,tobr,frar_i,toar_i,frar_m,toar_m,frpr,topr")])
+ [(set_attr "itanium_class" "ialu,ialu,ialu,long_i,ld,st,frfr,tofr,fmisc,fld,stf,frbr,tobr,frar_i,toar_i,frar_m,toar_m,frpr,topr")])
(define_mode_iterator MODE [BI QI HI SI DI SF DF XF TI])
(define_mode_iterator MODE_FOR_EXTEND [QI HI SI])