aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorRichard Earnshaw <rearnsha@arm.com>2002-03-14 22:34:00 +0000
committerRichard Earnshaw <rearnsha@gcc.gnu.org>2002-03-14 22:34:00 +0000
commit1224938570e27e78f1903333272707ed42d3bf54 (patch)
treede3a5404e80b6989b2ac6522d0b98e23954f06da /gcc
parent933a07215ca62b0bff061062eb33e678319bb5e1 (diff)
downloadgcc-1224938570e27e78f1903333272707ed42d3bf54.zip
gcc-1224938570e27e78f1903333272707ed42d3bf54.tar.gz
gcc-1224938570e27e78f1903333272707ed42d3bf54.tar.bz2
* arm.md: Fix warnings about constraints in peepholes and splits.
From-SVN: r50786
Diffstat (limited to 'gcc')
-rw-r--r--gcc/ChangeLog4
-rw-r--r--gcc/config/arm/arm.md16
2 files changed, 12 insertions, 8 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index 9237023..78317db 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,7 @@
+2002-03-14 Richard Earnshaw <rearnsha@arm.com>
+
+ * arm.md: Fix warnings about constraints in peepholes and splits.
+
2002-03-14 Zack Weinberg <zack@codesourcery.com>
* cpphash.h (struct lexer_state): Remove line_extension member.
diff --git a/gcc/config/arm/arm.md b/gcc/config/arm/arm.md
index d1259d4..52be557 100644
--- a/gcc/config/arm/arm.md
+++ b/gcc/config/arm/arm.md
@@ -596,10 +596,10 @@
;; Reloading and elimination of the frame pointer can
;; sometimes cause this optimization to be missed.
(define_peephole2
- [(set (match_operand:SI 0 "register_operand" "=l")
- (match_operand:SI 1 "const_int_operand" "M"))
+ [(set (match_operand:SI 0 "register_operand" "")
+ (match_operand:SI 1 "const_int_operand" ""))
(set (match_dup 0)
- (plus:SI (match_dup 0) (match_operand:SI 2 "register_operand" "k")))]
+ (plus:SI (match_dup 0) (match_operand:SI 2 "register_operand" "")))]
"TARGET_THUMB
&& REGNO (operands[2]) == STACK_POINTER_REGNUM
&& (unsigned HOST_WIDE_INT) (INTVAL (operands[1])) < 1024
@@ -2334,11 +2334,11 @@
; insns.
(define_split
- [(set (match_operand:SI 0 "s_register_operand" "=r")
- (ior:SI (and:SI (not:SI (match_operand:SI 1 "s_register_operand" "r"))
- (not:SI (match_operand:SI 2 "arm_rhs_operand" "rI")))
- (match_operand:SI 3 "arm_rhs_operand" "rI")))
- (clobber (match_operand:SI 4 "s_register_operand" "=r"))]
+ [(set (match_operand:SI 0 "s_register_operand" "")
+ (ior:SI (and:SI (not:SI (match_operand:SI 1 "s_register_operand" ""))
+ (not:SI (match_operand:SI 2 "arm_rhs_operand" "")))
+ (match_operand:SI 3 "arm_rhs_operand" "")))
+ (clobber (match_operand:SI 4 "s_register_operand" ""))]
"TARGET_ARM"
[(set (match_dup 4) (and:SI (ior:SI (match_dup 1) (match_dup 2))
(not:SI (match_dup 3))))