aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorGCC Administrator <gccadmin@gcc.gnu.org>2021-01-28 00:16:56 +0000
committerGCC Administrator <gccadmin@gcc.gnu.org>2021-01-28 00:16:56 +0000
commitaa69f0a8203095b5a689fae48d5ca8006ecfca61 (patch)
treeb84251e8ad40628a281d42b76c2acea73fdcea35 /gcc
parent1cdca4261e88f4dc9c3293c6b3c2fff3071ca32b (diff)
downloadgcc-aa69f0a8203095b5a689fae48d5ca8006ecfca61.zip
gcc-aa69f0a8203095b5a689fae48d5ca8006ecfca61.tar.gz
gcc-aa69f0a8203095b5a689fae48d5ca8006ecfca61.tar.bz2
Daily bump.
Diffstat (limited to 'gcc')
-rw-r--r--gcc/ChangeLog134
-rw-r--r--gcc/DATESTAMP2
-rw-r--r--gcc/cp/ChangeLog8
-rw-r--r--gcc/fortran/ChangeLog17
-rw-r--r--gcc/testsuite/ChangeLog66
5 files changed, 226 insertions, 1 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index 8f444d9..70b8f0a 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,137 @@
+2021-01-27 Vladimir N. Makarov <vmakarov@redhat.com>
+
+ PR rtl-optimization/97684
+ * ira.c (ira): Call ira_set_pseudo_classes before
+ update_equiv_regs when it is necessary.
+
+2021-01-27 Jakub Jelinek <jakub@redhat.com>
+
+ PR target/98853
+ * config/aarch64/aarch64.md (*aarch64_bfxilsi_uxtw): Use
+ %w0, %w1 and %2 instead of %0, %1 and %2.
+
+2021-01-27 Aaron Sawdey <acsawdey@linux.ibm.com>
+
+ * config/rs6000/genfusion.pl: New script to generate
+ define_insn_and_split patterns so combine can arrange fused
+ instructions next to each other.
+ * config/rs6000/fusion.md: New file, generated fused instruction
+ patterns for combine.
+ * config/rs6000/predicates.md (const_m1_to_1_operand): New predicate.
+ (non_update_memory_operand): New predicate.
+ * config/rs6000/rs6000-cpus.def: Add OPTION_MASK_P10_FUSION and
+ OPTION_MASK_P10_FUSION_LD_CMPI to ISA_3_1_MASKS_SERVER and
+ POWERPC_MASKS.
+ * config/rs6000/rs6000-protos.h (address_is_non_pfx_d_or_x): Add
+ prototype.
+ * config/rs6000/rs6000.c (rs6000_option_override_internal):
+ Automatically set OPTION_MASK_P10_FUSION and
+ OPTION_MASK_P10_FUSION_LD_CMPI if target is power10.
+ (rs600_opt_masks): Allow -mpower10-fusion
+ in function attributes.
+ (address_is_non_pfx_d_or_x): New function.
+ * config/rs6000/rs6000.h: Add MASK_P10_FUSION.
+ * config/rs6000/rs6000.md: Include fusion.md.
+ * config/rs6000/rs6000.opt: Add -mpower10-fusion
+ and -mpower10-fusion-ld-cmpi.
+ * config/rs6000/t-rs6000: Add dependencies involving fusion.md.
+
+2021-01-27 Jonathan Wright <jonathan.wright@arm.com>
+
+ * config/aarch64/aarch64-simd-builtins.def: Add [su]mlal
+ builtin generator macros.
+ * config/aarch64/aarch64-simd.md (*aarch64_<su>mlal<mode>):
+ Rename to...
+ (aarch64_<su>mlal<mode>): This.
+ * config/aarch64/arm_neon.h (vmlal_s8): Use RTL builtin
+ instead of inline asm.
+ (vmlal_s16): Likewise.
+ (vmlal_s32): Likewise.
+ (vmlal_u8): Likewise.
+ (vmlal_u16): Likewise.
+ (vmlal_u32): Likewise.
+
+2021-01-27 Richard Biener <rguenther@suse.de>
+
+ PR tree-optimization/98854
+ * tree-vect-slp.c (vect_build_slp_tree_2): Also build
+ PHIs from scalars when the number of CTORs matches the
+ number of children.
+
+2021-01-27 Jonathan Wright <jonathan.wright@arm.com>
+
+ * config/aarch64/aarch64-simd-builtins.def: Add mls_n builtin
+ generator macro.
+ * config/aarch64/aarch64-simd.md (*aarch64_mls_elt_merge<mode>):
+ Rename to...
+ (aarch64_mls_n<mode>): This.
+ * config/aarch64/arm_neon.h (vmls_n_s16): Use RTL builtin
+ instead of asm.
+ (vmls_n_s32): Likewise.
+ (vmls_n_u16): Likewise.
+ (vmls_n_u32): Likewise.
+ (vmlsq_n_s16): Likewise.
+ (vmlsq_n_s32): Likewise.
+ (vmlsq_n_u16): Likewise.
+ (vmlsq_n_u32): Likewise.
+
+2021-01-27 Jonathan Wright <jonathan.wright@arm.com>
+
+ * config/aarch64/aarch64-simd-builtins.def: Add mls builtin
+ generator macro.
+ * config/aarch64/arm_neon.h (vmls_s8): Use RTL builtin rather
+ than asm.
+ (vmls_s16): Likewise.
+ (vmls_s32): Likewise.
+ (vmls_u8): Likewise.
+ (vmls_u16): Likewise.
+ (vmls_u32): Likewise.
+ (vmlsq_s8): Likewise.
+ (vmlsq_s16): Likewise.
+ (vmlsq_s32): Likewise.
+ (vmlsq_u8): Likewise.
+ (vmlsq_u16): Likewise.
+ (vmlsq_u32): Likewise.
+
+2021-01-27 Jonathan Wright <jonathan.wright@arm.com>
+
+ * config/aarch64/aarch64-simd-builtins.def: Add mla_n builtin
+ generator macro.
+ * config/aarch64/aarch64-simd.md (*aarch64_mla_elt_merge<mode>):
+ Rename to...
+ (aarch64_mla_n<mode>): This.
+ * config/aarch64/arm_neon.h (vmla_n_s16): Use RTL builtin
+ instead of asm.
+ (vmla_n_s32): Likewise.
+ (vmla_n_u16): Likewise.
+ (vmla_n_u32): Likewise.
+ (vmlaq_n_s16): Likewise.
+ (vmlaq_n_s32): Likewise.
+ (vmlaq_n_u16): Likewise.
+ (vmlaq_n_u32): Likewise.
+
+2021-01-27 liuhongt <hongtao.liu@intel.com>
+
+ PR target/98833
+ * config/i386/sse.md (sse2_gt<mode>3): Drop !TARGET_XOP in condition.
+ (*sse2_eq<mode>3): Ditto.
+
+2021-01-27 Jakub Jelinek <jakub@redhat.com>
+
+ * tree-pass.h (PROP_trees): Rename to ...
+ (PROP_gimple): ... this.
+ * cfgexpand.c (pass_data_expand): Replace PROP_trees with PROP_gimple.
+ * passes.c (execute_function_dump, execute_function_todo,
+ execute_one_ipa_transform_pass, execute_one_pass): Likewise.
+ * varpool.c (ctor_for_folding): Likewise.
+
+2021-01-27 Jakub Jelinek <jakub@redhat.com>
+
+ PR tree-optimization/97260
+ * varpool.c: Include tree-pass.h.
+ (ctor_for_folding): In GENERIC return DECL_INITIAL for TREE_READONLY
+ non-TREE_SIDE_EFFECTS automatic variables.
+
2021-01-26 Paul Fee <paul.f.fee@gmail.com>
* doc/cpp.texi (__cplusplus): Document value for -std=c++23
diff --git a/gcc/DATESTAMP b/gcc/DATESTAMP
index 05d39df..6f2e936 100644
--- a/gcc/DATESTAMP
+++ b/gcc/DATESTAMP
@@ -1 +1 @@
-20210127
+20210128
diff --git a/gcc/cp/ChangeLog b/gcc/cp/ChangeLog
index bad0bc2..252bda6 100644
--- a/gcc/cp/ChangeLog
+++ b/gcc/cp/ChangeLog
@@ -1,3 +1,11 @@
+2021-01-27 Jason Merrill <jason@redhat.com>
+
+ PR c++/97874
+ * name-lookup.c (lookup_using_decl): Clean up handling
+ of dependency and inherited constructors.
+ (finish_nonmember_using_decl): Handle DECL_DEPENDENT_P.
+ * pt.c (tsubst_expr): Handle DECL_DEPENDENT_P.
+
2021-01-26 Jason Merrill <jason@redhat.com>
PR c++/97474
diff --git a/gcc/fortran/ChangeLog b/gcc/fortran/ChangeLog
index 83112d5..ec26cea 100644
--- a/gcc/fortran/ChangeLog
+++ b/gcc/fortran/ChangeLog
@@ -1,3 +1,20 @@
+2021-01-27 Paul Thomas <pault@gcc.gnu.org>
+
+ PR fortran/93924
+ PR fortran/93925
+ * trans-expr.c (gfc_conv_procedure_call): Suppress the call to
+ gfc_conv_intrinsic_to_class for unlimited polymorphic procedure
+ pointers.
+ (gfc_trans_assignment_1): Similarly suppress class assignment
+ for class valued procedure pointers.
+
+2021-01-27 Paul Thomas <pault@gcc.gnu.org>
+
+ PR fortran/98472
+ * trans-array.c (gfc_conv_expr_descriptor): Include elemental
+ procedure pointers in the assert under the comment 'elemental
+ function' and eliminate the second, spurious assert.
+
2021-01-25 Harald Anlauf <anlauf@gmx.de>
PR fortran/70070
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog
index b99ef3a..c985d48 100644
--- a/gcc/testsuite/ChangeLog
+++ b/gcc/testsuite/ChangeLog
@@ -1,3 +1,69 @@
+2021-01-27 Harris Snyder <hsnyder@structura.bio>
+
+ * gfortran.dg/ISO_Fortran_binding_18.c: New test.
+ * gfortran.dg/ISO_Fortran_binding_18.f90: New test.
+
+2021-01-27 Vladimir N. Makarov <vmakarov@redhat.com>
+
+ PR rtl-optimization/97684
+ * gcc.target/i386/pr97684.c: New.
+
+2021-01-27 Jason Merrill <jason@redhat.com>
+
+ PR c++/97874
+ * g++.dg/lookup/using4.C: No error in C++20.
+ * g++.dg/cpp0x/decltype37.C: Adjust message.
+ * g++.dg/template/crash75.C: Adjust message.
+ * g++.dg/template/crash76.C: Adjust message.
+ * g++.dg/cpp0x/inh-ctor36.C: New test.
+ * g++.dg/cpp1z/inh-ctor39.C: New test.
+ * g++.dg/cpp2a/using-enum-7.C: New test.
+
+2021-01-27 Jakub Jelinek <jakub@redhat.com>
+
+ PR target/98853
+ * gcc.c-torture/execute/pr98853-1.c: New test.
+ * gcc.c-torture/execute/pr98853-2.c: New test.
+
+2021-01-27 Richard Biener <rguenther@suse.de>
+
+ PR tree-optimization/98854
+ * gcc.dg/vect/bb-slp-pr98854.c: New testcase.
+
+2021-01-27 Paul Thomas <pault@gcc.gnu.org>
+
+ PR fortran/93924
+ PR fortran/93925
+ * gfortran.dg/proc_ptr_52.f90 : New test.
+
+2021-01-27 liuhongt <hongtao.liu@intel.com>
+
+ PR target/98833
+ * gcc.target/i386/pr98833.c: New test.
+
+2021-01-27 Jakub Jelinek <jakub@redhat.com>
+
+ * gcc.target/i386/m128-check.h (CHECK_EXP): Remove
+ optimize ("no-strict-aliasing") attribute.
+ * gcc.target/i386/sse-andnps-1.c (TEST): Copy e into float[4]
+ array to avoid violating TBAA.
+ * gcc.target/i386/sse2-andpd-1.c (TEST): Copy e.d into double[2]
+ array to avoid violating TBAA.
+ * gcc.target/i386/sse-andps-1.c (TEST): Copy e.f into float[4]
+ array to avoid violating TBAA.
+ * gcc.target/i386/sse2-andnpd-1.c (TEST): Copy e into double[2]
+ array to avoid violating TBAA.
+
+2021-01-27 Paul Thomas <pault@gcc.gnu.org>
+
+ PR fortran/98472
+ * gfortran.dg/elemental_function_5.f90 : New test.
+
+2021-01-27 Jakub Jelinek <jakub@redhat.com>
+
+ PR tree-optimization/97260
+ * gcc.dg/tree-ssa/pr97260.c: New test.
+
2021-01-26 Paul Fee <paul.f.fee@gmail.com>
* lib/target-supports.exp (check_effective_target_c++2a):