diff options
| author | Thomas Preud'homme <thomas.preudhomme@arm.com> | 2016-10-13 07:25:43 +0000 |
|---|---|---|
| committer | Thomas Preud'homme <thopre01@gcc.gnu.org> | 2016-10-13 07:25:43 +0000 |
| commit | 90bca4ed80de6437b4101a65eb29fb034b793981 (patch) | |
| tree | 4e01aea94acd47edcf64ba3837b2639638decd0a /gcc | |
| parent | cea4bad102a5a013df2258b7fa8b5038c28bec5e (diff) | |
| download | gcc-90bca4ed80de6437b4101a65eb29fb034b793981.zip gcc-90bca4ed80de6437b4101a65eb29fb034b793981.tar.gz gcc-90bca4ed80de6437b4101a65eb29fb034b793981.tar.bz2 | |
movhi_movw.c: Enable test for ARM mode.
2016-10-12 Thomas Preud'homme <thomas.preudhomme@arm.com>
gcc/testsuite/
* gcc.target/arm/movhi_movw.c: Enable test for ARM mode.
* gcc.target/arm/movsi_movw.c: Likewise.
* gcc.target/arm/movdi_movw.c: Likewise and adapt scan-assembler
directive to work on big endian targets.
From-SVN: r241086
Diffstat (limited to 'gcc')
| -rw-r--r-- | gcc/testsuite/ChangeLog | 7 | ||||
| -rw-r--r-- | gcc/testsuite/gcc.target/arm/movdi_movw.c | 6 | ||||
| -rw-r--r-- | gcc/testsuite/gcc.target/arm/movhi_movw.c | 2 | ||||
| -rw-r--r-- | gcc/testsuite/gcc.target/arm/movsi_movw.c | 2 |
4 files changed, 13 insertions, 4 deletions
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog index e0d4f0b..bdf8b75 100644 --- a/gcc/testsuite/ChangeLog +++ b/gcc/testsuite/ChangeLog @@ -1,3 +1,10 @@ +2016-10-13 Thomas Preud'homme <thomas.preudhomme@arm.com> + + * gcc.target/arm/movhi_movw.c: Enable test for ARM mode. + * gcc.target/arm/movsi_movw.c: Likewise. + * gcc.target/arm/movdi_movw.c: Likewise and adapt scan-assembler + directive to work on big endian targets. + 2016-10-12 Kugan Vivekanandarajah <kuganv@linaro.org> * gcc.dg/tree-ssa/evrp6.c: New test. diff --git a/gcc/testsuite/gcc.target/arm/movdi_movw.c b/gcc/testsuite/gcc.target/arm/movdi_movw.c index 0f6b839..fe78124 100644 --- a/gcc/testsuite/gcc.target/arm/movdi_movw.c +++ b/gcc/testsuite/gcc.target/arm/movdi_movw.c @@ -1,4 +1,4 @@ -/* { dg-do compile { target { arm_thumb2 || arm_thumb1_movt_ok } } } */ +/* { dg-do compile { target { arm_thumb2_ok || arm_thumb1_movt_ok } } } */ /* { dg-options "-O2" } */ long long @@ -7,4 +7,6 @@ movdi (int a) return 0xF0F0; } -/* { dg-final { scan-assembler-times "movw\tr0, #61680" 1 } } */ +/* Accept r1 because big endian targets put the low bits in the highest + numbered register of a pair. */ +/* { dg-final { scan-assembler-times "movw\tr\[01\], #61680" 1 } } */ diff --git a/gcc/testsuite/gcc.target/arm/movhi_movw.c b/gcc/testsuite/gcc.target/arm/movhi_movw.c index b097a8a..d0d2bbb 100644 --- a/gcc/testsuite/gcc.target/arm/movhi_movw.c +++ b/gcc/testsuite/gcc.target/arm/movhi_movw.c @@ -1,4 +1,4 @@ -/* { dg-do compile { target { arm_thumb2 || arm_thumb1_movt_ok } } } */ +/* { dg-do compile { target { arm_thumb2_ok || arm_thumb1_movt_ok } } } */ /* { dg-options "-O2" } */ short diff --git a/gcc/testsuite/gcc.target/arm/movsi_movw.c b/gcc/testsuite/gcc.target/arm/movsi_movw.c index d50906e..3497058 100644 --- a/gcc/testsuite/gcc.target/arm/movsi_movw.c +++ b/gcc/testsuite/gcc.target/arm/movsi_movw.c @@ -1,4 +1,4 @@ -/* { dg-do compile { target { arm_thumb2 || arm_thumb1_movt_ok } } } */ +/* { dg-do compile { target { arm_thumb2_ok || arm_thumb1_movt_ok } } } */ /* { dg-options "-O2" } */ int |