aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorStuart Henderson <shenders@gcc.gnu.org>2011-05-04 11:25:58 +0000
committerStuart Henderson <shenders@gcc.gnu.org>2011-05-04 11:25:58 +0000
commit486d04be58c36e11d1d7b99fd3ee120781a618d9 (patch)
tree9cfbbd12cb485414fdb1a531c2a3872c7bd1faca /gcc
parent9b19b02628082f544f361c520c6a0f5c08a9bef2 (diff)
downloadgcc-486d04be58c36e11d1d7b99fd3ee120781a618d9.zip
gcc-486d04be58c36e11d1d7b99fd3ee120781a618d9.tar.gz
gcc-486d04be58c36e11d1d7b99fd3ee120781a618d9.tar.bz2
bfin.c (bfin_cpus): Update silicon revisions.
2011-05-04 Stuart Henderson <shenders@gcc.gnu.org> * config/bfin/bfin.c (bfin_cpus): Update silicon revisions. From-SVN: r173369
Diffstat (limited to 'gcc')
-rw-r--r--gcc/ChangeLog4
-rw-r--r--gcc/config/bfin/bfin.c17
2 files changed, 21 insertions, 0 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index cd2b35a..c77c139 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,5 +1,9 @@
2011-05-04 Stuart Henderson <shenders@gcc.gnu.org>
+ * config/bfin/bfin.c (bfin_cpus): Update silicon revisions.
+
+2011-05-04 Stuart Henderson <shenders@gcc.gnu.org>
+
From Bernd Schmidt
* config/bfin/bfin.md (addsi3): Add an alternative for IREGS.
diff --git a/gcc/config/bfin/bfin.c b/gcc/config/bfin/bfin.c
index 4bdc1ac1..2d4e33e 100644
--- a/gcc/config/bfin/bfin.c
+++ b/gcc/config/bfin/bfin.c
@@ -104,15 +104,32 @@ struct bfin_cpu
static const struct bfin_cpu bfin_cpus[] =
{
+
+ {"bf512", BFIN_CPU_BF512, 0x0002,
+ WA_SPECULATIVE_LOADS | WA_05000074},
+ {"bf512", BFIN_CPU_BF512, 0x0001,
+ WA_SPECULATIVE_LOADS | WA_05000074},
{"bf512", BFIN_CPU_BF512, 0x0000,
WA_SPECULATIVE_LOADS | WA_05000074},
+ {"bf514", BFIN_CPU_BF514, 0x0002,
+ WA_SPECULATIVE_LOADS | WA_05000074},
+ {"bf514", BFIN_CPU_BF514, 0x0001,
+ WA_SPECULATIVE_LOADS | WA_05000074},
{"bf514", BFIN_CPU_BF514, 0x0000,
WA_SPECULATIVE_LOADS | WA_05000074},
+ {"bf516", BFIN_CPU_BF516, 0x0002,
+ WA_SPECULATIVE_LOADS | WA_05000074},
+ {"bf516", BFIN_CPU_BF516, 0x0001,
+ WA_SPECULATIVE_LOADS | WA_05000074},
{"bf516", BFIN_CPU_BF516, 0x0000,
WA_SPECULATIVE_LOADS | WA_05000074},
+ {"bf518", BFIN_CPU_BF518, 0x0002,
+ WA_SPECULATIVE_LOADS | WA_05000074},
+ {"bf518", BFIN_CPU_BF518, 0x0001,
+ WA_SPECULATIVE_LOADS | WA_05000074},
{"bf518", BFIN_CPU_BF518, 0x0000,
WA_SPECULATIVE_LOADS | WA_05000074},