diff options
| author | Steve Ellcey <sje@cup.hp.com> | 2011-02-07 21:06:42 +0000 |
|---|---|---|
| committer | Steve Ellcey <sje@gcc.gnu.org> | 2011-02-07 21:06:42 +0000 |
| commit | 821014aafd47b48adc1ea3fd02b90bda6d64cfd5 (patch) | |
| tree | cb8b245a386cd3819eb76943116f441829e1776b /gcc | |
| parent | 62dea57d86bde189ec5466bcb02c8901e00daeb1 (diff) | |
| download | gcc-821014aafd47b48adc1ea3fd02b90bda6d64cfd5.zip gcc-821014aafd47b48adc1ea3fd02b90bda6d64cfd5.tar.gz gcc-821014aafd47b48adc1ea3fd02b90bda6d64cfd5.tar.bz2 | |
re PR target/46997 (new ia64 vector instructions are broken on HP-UX (big-endian))
2011-02-07 Steve Ellcey <sje@cup.hp.com>
PR target/46997
* vect.md (vec_interleave_highv2sf): Change fmix for TARGET_BIG_ENDIAN.
(vec_interleave_lowv2sf): Ditto.
(vec_extract_evenv2sf): Add TARGET_BIG_ENDIAN check.
(vec_extract_oddv2sf): Ditto.
From-SVN: r169904
Diffstat (limited to 'gcc')
| -rw-r--r-- | gcc/ChangeLog | 8 | ||||
| -rw-r--r-- | gcc/config/ia64/vect.md | 24 |
2 files changed, 24 insertions, 8 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index 2f90f08..fd78ff5 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,11 @@ +2011-02-07 Steve Ellcey <sje@cup.hp.com> + + PR target/46997 + * vect.md (vec_interleave_highv2sf): Change fmix for TARGET_BIG_ENDIAN. + (vec_interleave_lowv2sf): Ditto. + (vec_extract_evenv2sf): Add TARGET_BIG_ENDIAN check. + (vec_extract_oddv2sf): Ditto. + 2011-02-07 Mike Stump <mikestump@comcast.net> PR target/42333 diff --git a/gcc/config/ia64/vect.md b/gcc/config/ia64/vect.md index ad36721..1684c80 100644 --- a/gcc/config/ia64/vect.md +++ b/gcc/config/ia64/vect.md @@ -1490,7 +1490,7 @@ { /* Recall that vector elements are numbered in memory order. */ if (TARGET_BIG_ENDIAN) - return "%,fmix.r %0 = %F1, %F2"; + return "%,fmix.l %0 = %F1, %F2"; else return "%,fmix.l %0 = %F2, %F1"; } @@ -1507,7 +1507,7 @@ { /* Recall that vector elements are numbered in memory order. */ if (TARGET_BIG_ENDIAN) - return "%,fmix.l %0 = %F1, %F2"; + return "%,fmix.r %0 = %F1, %F2"; else return "%,fmix.r %0 = %F2, %F1"; } @@ -1534,10 +1534,14 @@ [(match_operand:V2SF 0 "gr_register_operand" "") (match_operand:V2SF 1 "gr_register_operand" "") (match_operand:V2SF 2 "gr_register_operand" "")] - "!TARGET_BIG_ENDIAN" + "" { - emit_insn (gen_vec_interleave_lowv2sf (operands[0], operands[1], - operands[2])); + if (TARGET_BIG_ENDIAN) + emit_insn (gen_vec_interleave_highv2sf (operands[0], operands[1], + operands[2])); + else + emit_insn (gen_vec_interleave_lowv2sf (operands[0], operands[1], + operands[2])); DONE; }) @@ -1545,10 +1549,14 @@ [(match_operand:V2SF 0 "gr_register_operand" "") (match_operand:V2SF 1 "gr_register_operand" "") (match_operand:V2SF 2 "gr_register_operand" "")] - "!TARGET_BIG_ENDIAN" + "" { - emit_insn (gen_vec_interleave_highv2sf (operands[0], operands[1], - operands[2])); + if (TARGET_BIG_ENDIAN) + emit_insn (gen_vec_interleave_lowv2sf (operands[0], operands[1], + operands[2])); + else + emit_insn (gen_vec_interleave_highv2sf (operands[0], operands[1], + operands[2])); DONE; }) |